

Pan Stanford Series on Intelligent Nanosystems **Volume 1**

INTELLIGENT INTEGRATED SYSTEMS

Devices, Technologies, and Architectures

edited by Simon Deleonibus





**INTELLIGENT
INTEGRATED SYSTEMS**

Pan Stanford Series on Intelligent Nanosystems Volume 1

INTELLIGENT INTEGRATED SYSTEMS

Devices, Technologies, and Architectures

edited by
Simon Deleonibus

Published by

Pan Stanford Publishing Pte. Ltd.
Penthouse Level, Suntec Tower 3
8 Temasek Boulevard
Singapore 038988

Email: editorial@panstanford.com
Web: www.panstanford.com

British Library Cataloguing-in-Publication Data

A catalogue record for this book is available from the British Library.

**Intelligent Integrated Systems: Devices, Technologies,
and Architectures**

Copyright © 2014 Pan Stanford Publishing Pte. Ltd.

All rights reserved. This book, or parts thereof, may not be reproduced in any form or by any means, electronic or mechanical, including photocopying, recording or any information storage and retrieval system now known or to be invented, without written permission from the publisher.

For photocopying of material in this volume, please pay a copying fee through the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, USA. In this case permission to photocopy is not required from the publisher.

ISBN 978-981-4411-42-4 (Hardcover)
ISBN 978-981-4411-43-1 (eBook)

Printed in the USA

Contents

<i>Acknowledgements</i>	xv
Introduction: Intelligent Integrated Systems Forward to Zero Variability and Zero Power!	1
<i>Simon Deleonibus</i>	
I.1 Scaling and Diversifications	2
I.1.1 Moore's Law as an Archetype Progress Law for Microelectronics	3
I.1.2 Benchmarking Several Possible Channel Materials	4
I.1.3 New Progress Laws and Paradigms	9
I.2 Intelligent Integrated Systems: Device Technologies and Architectures	10
PART I: ADVANCED SILICON-BASED CMOS TECHNOLOGIES	
1 From Planar to Trigate and Nanowire Fully Depleted Transistors	19
<i>François Andrieu, Olivier Weber, Marie-Anne Jaud, Thomas Ernst, and Olivier Faynot</i>	
1.1 Introduction	20
1.2 Definition of Fully Depleted Devices	21
1.2.1 Definition	21
1.2.2 CMOS Technology for Fully Depleted Devices	22
1.3 Electrostatics and Scaling Theory	24
1.4 V_T Variability	26
1.4.1 V_T Adjustment and Multiple V_T	26
1.4.2 V_T Variability	29
1.4.2.1 Limiting factors	29
1.4.2.2 Impact of T_{Si} fluctuations	31

1.5	Planar FDSOI Performance	33
1.5.1	Carrier Mobility Boosters on FDSOI	33
1.5.2	Static Performance	36
1.5.3	Dynamic Performance	36
1.5.4	Forward and Reverse Back Bias Capability on UTBB	37
1.6	Nanowire and Trigate Transistors	39
1.6.1	Nanowire for CMOS: Motivations and Challenges	39
1.6.2	Fabrication and Control of Nanowire MOSFETs	40
1.6.3	Interface and Transport Optimization	44
1.7	Conclusion	47
2	Schottky Source/Drain MOSFETs	55
	<i>Emmanuel Dubois, Florent Ravaux, Zhenkun Chen, Nicolas Reckinger, Xiaohui Tang, Jean-Pierre Raskin, Maud Vinet, and Louis Hutin</i>	
2.1	Introduction	56
2.2	Background and Challenges Associated with Source/Drain Technology	57
2.3	Techniques of Schottky Barrier Modulation	59
2.3.1	Principle of Barrier Modulation	59
2.3.2	Band Bending at Dopant-Segregated Schottky Junctions	59
2.3.3	Different Flavors of Dopant Segregation	61
2.3.4	Review of Dopant Segregation Techniques	61
2.3.4.1	Cobalt silicide	65
2.3.4.2	Nickel silicide	65
2.3.4.3	Platinum silicide	68
2.3.4.4	Erbium and ytterbium silicides	69
2.3.4.5	Platinum silicide on strained SOI	69
2.4	Integration of Schottky Barrier MOSFETs	70
2.4.1	From Material Engineering to Device Integration	70
2.4.2	Dopant-Segregated PtSi Source/Drain for Thin-SOI CMOS Technology	72

2.4.3	Dual Metallic Source and Drain Integration on Planar Single- and Double-Gate SOI CMOS Down to 20 nm: Performance and Scalability Assessment	76
2.4.4	Schottky Source/Drain Device Integration: State-of-the-Art Review	81
2.4.4.1	pMOS transistors benchmarking	81
2.4.4.2	nMOS transistors benchmarking	82
2.5	Conclusion	86
3	Advances in Silicon-on-Diamond Technology	97
	<i>Jean-Paul Mazellier, Julie Widiez, Marc Rabarot, François Andrieu, Samuel Saada, Mathieu Lions, Philippe Bergonzo, and Simon Deleonibus</i>	
3.1	Introduction	98
3.2	Thin Diamond Films on Silicon	99
3.2.1	Microwave Plasma CVD Process	99
3.2.2	Growth of Diamond Films	100
3.2.3	Towards High Nucleation Density	103
3.2.4	Electrical Resistivity and Thermal Conductivity	104
3.3	SOD Substrate Fabrication	106
3.3.1	First Attempts to Silicon-on-Diamond (SOD) Substrate Fabrication	106
3.3.2	Thin-Films SOD Fabrication	107
3.3.3	Smoothing the Diamond Surface	109
3.4	SOD MOSFET Technology	112
3.4.1	Transistor Processing	112
3.5	Conclusion	119
4	GeOI, SiGeOI and New Devices Architectures	123
	<i>Cyrille Le Royer, Emmanuel Augendre, Louis Hutin, Frédéric Mayer, and William van den Daele</i>	
4.1	Introduction	124
4.2	GeOI and SGOI Substrates: Fabrication and Characterization	125
4.2.1	GeOI by SmartCut Process	125
4.2.2	GeOI and SGOI by the Ge Enrichment Technique	126

4.2.3	Pseudo-MOSFET Technique: Principle and Results for SGOI Wafers	127
4.2.4	Ge Enrichment with Initial sSOI Wafers	128
4.2.5	Hybrid GeOI-SOI Substrates	128
4.3	GeOI and SGOI MOSFET	129
4.3.1	Ge and GeOI CMOS	129
4.3.2	Ultra-thin GeOI pMOSFET with Aggressive Gate Lengths	130
4.3.3	SiGe-Based MOSFETs: The Case of c-SGOI CMOS	133
4.4	Dual-Channel CMOS Featuring Ge or SiGe	136
4.4.1	Planar GeOI-SOI CMOS	136
4.4.2	Planar Dual-Channel: The Case of c-SiGe and t-Si CMOS	137
4.5	Novel Devices with Steep Slopes	140
4.5.1	Impact Ionization MOSFET	140
4.5.1.1	Principle of operation	140
4.5.1.2	Structure description	141
4.5.1.3	Operation	141
4.5.1.4	Measurements	143
4.5.1.5	Reliability	146
4.5.2	Tunnel FET	148
4.5.2.1	Introduction	148
4.5.2.2	Structure, biases and band diagram	149
4.5.2.3	Operation in n- and p-channel modes	151
4.5.2.4	TFETs with low-bandgap materials (SiGe and Ge)	151
4.6	Conclusion	153
5	3D Monolithic Integration	161
	<i>Maud Vinet, Perrine Batude, and Shashikanth Bobba</i>	
5.1	Introduction	162
5.2	State of the Art	164
5.2.1	Logic Devices	165
5.2.2	Memories	166
5.3	Technological Challenges and Potential Solutions	166
5.3.1	High-Quality Upper Layer	168
5.3.1.1	Seed windows techniques	169
5.3.1.2	Molecular wafer bonding	170
5.3.1.3	Benchmark and conclusion	171

5.3.2	High-Performance Top and Bottom Layers	171
5.3.2.1	Bottom-layer low-temperature process	172
5.3.2.2	Thermally robust bottom layer: optimized silicides	173
5.3.3	3D Contacts	174
5.3.4	Alignment	177
5.4	Design and Circuit Applications	178
5.4.1	Logic Design and Layout	178
5.4.1.1	Intra-cell stacking transformation	179
5.4.1.2	Intra-cell folding transformation	180
5.4.1.3	Cell-on-cell stacking transformation	181
5.4.1.4	Quantifying planar-to-3D library mapping	183
5.4.2	Use of Electrostatic Coupling for SRAM Optimization	185
5.5	Conclusion	187
6	III–V Quantum Well FETs	197
	<i>Suman Datta</i>	
6.1	Introduction	197
6.2	Electron and Hole Mobilities	198
6.3	Quantum Well FETs	200
6.4	High- κ Dielectric on III–V Quantum Well	203
6.5	Quantum Capacitance Limit of III–V QWFETs	208
6.6	III–V QWFET on Silicon	212
6.7	Conclusion	213
7	Carbon Integrated Electronics	217
	<i>Hong Li, Yasin Khatami, Deblina Sarkar, Jiahao Kang, Chuan Xu, Wei Liu, and Kaustav Banerjee</i>	
7.1	Introduction	217
7.2	Basic Physics	219
7.3	Fabrication Technology	225
7.3.1	Carbon Nanotube Synthesis	225
7.3.1.1	Arc discharge	225
7.3.1.2	Laser ablation	227
7.3.1.3	Chemical vapor deposition	227

7.3.2	Graphene Synthesis	228
7.3.2.1	Epitaxial growth on silicon carbide	230
7.3.2.2	CVD growth on transition metals	230
7.4	Carbon-Based Passive Structures	232
7.4.1	Resistance of Carbon-Based Interconnects	232
7.4.1.1	Single-wall carbon nanotubes	234
7.4.1.2	Mean free path of CNTs	234
7.4.1.3	Multiwall carbon nanotubes	235
7.4.1.4	Double-wall carbon nanotubes	235
7.4.1.5	Monolayer graphene ribbon	236
7.4.1.6	Mean free path of graphene ribbon	238
7.4.1.7	Multilayer graphene ribbon	238
7.4.1.8	Resistance comparison	239
7.4.2	Capacitance and Inductance of Carbon-Based Interconnects	239
7.4.2.1	Electrostatic and quantum capacitance	239
7.4.2.2	Magnetic and kinetic inductance	240
7.4.3	High-Frequency Analysis of Carbon-Based Interconnects	241
7.4.3.1	High-frequency behavior of carbon nanotube interconnects	241
7.4.3.2	High-frequency behavior of graphene ribbon interconnects	243
7.4.4	Circuit Modeling and Analysis of Carbon-Based Interconnects	244
7.4.4.1	Circuit modeling of carbon interconnects	244
7.4.4.2	Performance analysis of carbon interconnects	245
7.4.4.3	Analysis of carbon nanotube vias	247
7.4.5	Carbon-Based Inductors	249
7.4.6	CNT-based Capacitors	250
7.4.7	CNT-Based through-Silicon Vias	251
7.4.8	Off-Chip CNT Applications	252
7.5	Carbon-Based Active Devices	252
7.5.1	Zero-Bandgap Transistors	254
7.5.1.1	Graphene-based zero-bandgap field-effect transistor	254

7.5.1.2	Nanoelectromechanical switches (NEMS)	255
7.5.2	Non-Zero-Bandgap Transistors	257
7.5.2.1	Conventional FET	257
7.5.2.2	Schottky-barrier FET	258
7.5.2.3	Tunnel FET	259
8	Tunneling Field-Effect Transistors: Challenges and Perspectives	275
	<i>Joachim Knoch</i>	
8.1	Introduction	275
8.2	Operational Principles of Tunneling TFETs	277
8.3	Challenges	281
8.4	Optimizing TFET Performance	283
8.4.1	Optimization of the Device Architecture	283
8.4.2	Optimization of the Injecting Source Contact	288
8.4.3	Optimization Using Bandgap Engineering	294
8.5	Conclusion	297
	PART II: NEW PATHS TO AUGMENTED SILICON CMOS TECHNOLOGIES	
9	Molecular Memories	305
	<i>Julien Buckley, Tiziana Pro, Venera Aiello, Micaël Charbonneau, and Barbara De Salvo</i>	
9.1	Introduction	305
9.2	Capacitive Organic-Based Molecular Memories	307
9.2.1	Molecular Floating-Gate Devices	307
9.2.2	Molecular DRAM Devices	312
9.3	Resistive Organic-Based Molecular and Polymer Memories	313
9.3.1	Scaled Molecular Resistive Switching Devices	313
9.3.2	Polymer Resistive Memories	316
9.4	Conclusion	321
10	Resistive Memories	325
	<i>Blanka Magyari-Köpe and Yoshio Nishi</i>	
10.1	Introduction	325

10.2	Basic Operation Principles	328
10.2.1	Unipolar vs. Bipolar Switching	328
10.2.2	Filamentary vs. Uniform Switching	329
10.3	CBRAM: Metal Sulfides and Selenides	331
10.4	Oxide RRAM: Metal Oxides	332
10.5	Theoretical Models of Filament Formation in Metal Oxides	335
10.5.1	Modeling Filamentary Configurations in TiO_2	337
10.5.2	Modeling Filamentary Configurations in NiO	340
10.6	Proposed Models for the ON-OFF Switching Mechanism	344
10.6.1	Oxygen Vacancy Ordering and Oxygen Atomic Diffusion	344
10.6.2	Hydrogen Diffusion into Oxygen Vacancy Sites	345
10.7	Switching Power vs. Retention	346
10.8	Scalability	348
10.9	Cross-Point Configuration and Selector	352
10.10	Summary	352
11	High-Frequency Vibrating Nanowire	359
	<i>Laurent Duraffourg and Thomas Ernst</i>	
11.1	Short Review of the Technology	359
11.2	Suspended Nanowires as Ultrasensitive Mass Sensors: Principle of Operation	361
11.3	Transduction Strategy	366
11.3.1	Magnetomotive Transduction	367
11.3.2	Piezoresistivity in Suspended Silicon Nanowires	370
11.3.3	Piezoresistive Transductions	372
11.4	Gas Detection with Suspended Nanowire: A New Paradigm	379
11.4.1	Gas Detection	379
11.4.2	Toward NEMS VLSI	382
11.5	Conclusion	383

13.2	Pressure Sensors	436
13.3	Inertia Measurement Systems (Electrostatically Levitated Rotational Gyroscope)	437
13.4	Tactile Sensor Network	439
13.5	Acoustic Wave Based Sensors	439
13.6	Optical Scanners for Sensing	444
13.7	Sensors for Catheter	446
13.8	Micro Probe Sensors	452
13.9	Conclusions	454
14	3D Integration and Wafer-Level Packaging	459
	<i>Gilles Poupon</i>	
14.1	Introduction	460
14.2	Integration Concepts	461
14.3	SIP	463
14.4	From SIP to 3D Integration	464
	14.4.1 3D Integration: Challenges	465
	14.4.2 3D Architectures	466
	14.4.3 Technological Development for 3D Integration	467
	14.4.4 Focus on the TSV	468
	14.4.4.1 Via drilling and filling	469
	14.4.4.2 Process flow	469
	14.4.4.3 Vias “first”	470
	14.4.4.4 Vias “last”	471
	14.4.4.5 Vias “middle”	471
	14.4.5 The 3D TSV Interposer	472
14.5	Wafer-Level Packaging	473
	14.5.1 WLP Challenges	473
	14.5.2 System on Wafer	474
	14.5.3 New Trends in WLP	476
	14.5.4 Fan-Out Wafer-Level Packaging	478
14.6	Conclusion	479
	<i>Index</i>	481

Acknowledgements

I wish to congratulate all co-authors of the fourteen chapters of *Intelligent Integrated Systems: Devices, Technologies, and Architectures* for the results of their brilliant research as well as for writing excellent contributions including a review of the state of the art in their respective fields. They are worldwide recognized researchers and belong to top-level renowned universities and institutes. Their faith and efforts were key in making this ambitious project a success.

It is an honor to receive support for the book's promotion from Prof. Hiroshi Iwai of Tokyo Institute of Technology (Yokohama, Japan), Prof. Tso-Ping Ma of Yale University and Prof. Mikael Ostling of KTH (Kista, Sweden). Their influence in the nanoelectronics, nanotechnology and nanoscience world distinguishes the scientific level of the different contributions.

I have special thanks to address to Mr. Stanford Chong, Mr. Sarabjeet Garcha and the staff of Pan Stanford Publishing for being available throughout the publishing process from the definition of the book content to the preparation of final edition and the promotion of this book.

Finally, none of this would have been possible without the moral support and patience of my wife Geneviève and my son Tristan. Their dedicated attention has been of first importance to me. I wish to dedicate this work to them.

Simon Deleonibus

CEA, LETI, MINATEC Campus

17 rue des Martyrs

38054 Grenoble Cedex 09, France

Introduction

Intelligent Integrated Systems Forward to Zero Variability and Zero Power!

Simon Deleonibus

CEA, LETI, MINATEC Campus, 17 rue des Martyrs, 38054 Grenoble Cedex 9, France
simon.deleonibus@cea.fr

Since its invention, the integrated circuit technology has allowed to put on the same piece of semiconductor from a few working devices, at its very beginning, to tens of billions nowadays. The increasing complexity of integrated circuits qualifies them as intelligent nanosystems. The Pan Stanford Series on Intelligent Nanosystems will include several books aiming at reviewing all aspects of active and passive device physics, their technology, and device to system architectures.

In this book, which is the first in the series, we review the state of the art of intelligent integrated systems device technology and architectures through the new critical modules that could enhance CMOS performance or reduce power consumption, new devices architectures, added functions by bringing in new memory devices: molecular memories, resistive memories possibly leading to neuromimetic devices and architectures, nanoelectromechanical systems, smart microelectromechanical systems, and 3D wafer-level packaging. Various critical aspects to downscale CMOS devices are

Intelligent Integrated Systems: Devices, Technologies, and Architectures

Edited by Simon Deleonibus

Copyright © 2014 Pan Stanford Publishing Pte. Ltd.

ISBN 978-981-4411-42-4 (Hardcover), 978-981-4411-43-1 (eBook)

www.panstanford.com

covered, such as metallic Schottky source and drains, thermal body behaviour by the use of diamond, new channel materials such as germanium, III–V and carbon materials (CNTs, graphene). Carbon-based materials are considered for interconnect, potentially alleviating the issue of electromigration in high aspect ratio vias. Tunnel field-effect transistors are reviewed as a serious candidate for ultra-low supply voltages less than 0.5 V. 3D monolithic integration would for sure be a good way to integrate new materials at a front-end level and obtain the highest packing density. Meanwhile, stacked parallel 3D is another way to increase the number of functions at the level of a system, allowing consequently heterogeneous integration and its packaging strategy. In many aspects and because of the adoption of the technologies for nomadic, portable, and handheld usages, quasi zero power and quasi zero variability will be a future challenge and necessity for their success at the sub-5-nm level. At this level, molecular dimension fluctuations will induce dramatic variations of device characteristics. New paradigms will be necessary to fabricate devices and circuits, using quasi zero intrinsic variability processes. The manipulation of monodisperse objects like molecules, nanoparticles and nanocrystals could need to be mastered in possible self-assembled schemes. This subject will be reviewed in the second book of the Series on Intelligent Integrated Systems.

1.1 Scaling and Diversifications

The history of microelectronics is a succession of events that most people wouldn't have dreamed of 50 years ago: it was the common thought among the population at that time, when only few people would have expected the amazing impact of electronics and, further on, integrated circuits technology, on our way of life. Thanks to the scaling of device dimensions in the past 55 years, humanity has experienced the most impressive progression of technology in its history impacting and somewhat reshaping all aspects of our daily life. Microelectronics is a pervasive technology which enables an increasing number of functions and services that our societies evolutions are based on.

1.1.1 *Moore's Law as an Archetype Progress Law for Microelectronics*

Moore's law represents the reference for the evolution of microelectronics progress. By stating that the number of devices on a chip would double every year [1], Gordon Moore made the first prediction of microelectronics progress. In order to make it practical, a scaling theory was necessary, whereas miniaturization of devices has been proven to be the inevitable path [2, 3]. To date in 2012, since the invention of the first integrated circuit [4], the number of devices on a chip has been multiplied by 10 orders of magnitude. This is an unprecedented performance that an art, skill or technology has ever made in the history of humankind. The progress is such that the calculation capacity each human being holds in his hands today is 10^{10} times larger than in 1946 with the first ENIAC, at a time when only a small group of people had the possibility to manipulate a calculator or a computer! Only few people believed and predicted the fantastic evolution of PCs or the cellular phone market. The scaling of CMOS devices and their fabrication, thanks to silicon technologies, made it available and possible.

The evolution of microelectronics into the nanoelectronics world is mainly due to a "technology-push"-based progress. Scaling is still relevant as long as power consumption and speed can be improved with a minimum variability and highest cost-effectiveness. Technical hurdles appear and request international cooperation between competitors of different profiles, such as research institutes, universities, fabless companies, equipment suppliers, integrated device manufacturers and foundries, acting on the whole value chain of the semiconductor business. A typical outcome of these collaborations is the International Technology Roadmap of Semiconductors [5]. The increasing cost of R&D, which was seen as a limit for further development, is finally alleviated by sharing the burden in the frame of consortia [6], affiliate research programs [7] and various types of agreements with partners on the basis of win-win principles [8]. Among the questions that international consortia will have to address in the next years, variability, in relation with a large number of components and their characteristic statistical distribution due to their size, is among the biggest ones.

The next great challenge for nanoelectronics will be to make massively available, to the worldwide population, ultra-low-power and high-performance devices and systems.

Devices and systems that consume quasi zero power in standby and deliver high performance with a low power–delay product when active will be necessary to develop autonomous, heterogeneous integrated systems at low cost. This will give access to advanced technologies to a large number of people on the planet with energy saving, sustainability and large mobility capabilities. In that frame, integrated circuit technologies based on fully depleted devices (in their FDSOI, FinFET, Trigate versions) are a good and necessary first step. Further on, device scaling and the preservation of high mobility will impose ultra-low-voltage power supply. Tunnel field-effect transistors will be a major architecture option to build extremely low-power-consuming devices. These devices can be made by building a thin-film-channel-based architecture. The physical limits of silicon CMOS scaling open the question of alternative materials to silicon channels as possible new candidates. However, silicon is still the main stream for ultra-highly scaled CMOS and is foreseen as the main base material for active devices by the end of the roadmap and beyond [5]. These materials can be co-integrated as thin films with silicon devices thanks to low-temperature wafer bonding [9].

1.1.2 *Benchmarking Several Possible Channel Materials*

The question of channel materials alternative to silicon is being debated since silicon has been introduced to make microelectronic devices. Table I.1 reports some important physical features of different materials that have been proposed to challenge silicon (see also [10]). The success of silicon is mainly due to its use in obtaining high-quality dielectric SiO_2 by thermal oxidation, not to its highest low field mobility. Still, low field mobility is not the only parameter to be taken into account when a device architecture is being optimized.

The saturation velocity is a very important feature to know if analog, high-frequency and digital performances are expected. As a matter of fact, one can see that InGaAs and GaAs have lower saturation velocity than silicon, whereas the low mobility

Table I.1 Physical characteristics of semiconducting Column IV materials and III–V compounds (see also [10])

Material	μ_n ($\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$)	μ_p ($\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$)	s_{th} (W/m/K)	Rel.K	E_g (eV)	v_{sat} (10^7 cm/s)	n_i (cm^{-3}) ($m^* e m^*_h / m^2$) $\Gamma^{1/2}$ $\exp(-E_g/2kT)$
Si	1400	500	141	11.9	1.12	0.86	2×10^{10}
Ge	3900	1900	59.9	16	0.66	0.60	2×10^{13}
GaAs	8500	400	55	12.9	1.42	0.72	2.1×10^6
InGa _{0.47} As _{0.53}	12000	300	5	13.9	0.74	0.6	6×10^{11}
InSb	77000	850	1.8	16.9	0.17	5.0 @ 77K	2×10^{16}
C-Diamond sp ³	2200	1800	2000	5.7	5.47	2.7	10^{-27}
Graphene (CNT) sp ²	10^4 – 10^5	10^4 – 10^5	1000	5.7	Semi-metal	4	$1 \times 10^{12} \text{ cm}^{-2}$ (1×10^{15})

is far better in III-V materials. Unfortunately, “dark space” is expected to be larger in III-Vs than in silicon, which reduces their possibility of scalability for low-power applications compared to silicon [11].

However, if a compact design layout is needed, as in a CMOS SRAM memory cell or an elementary CMOS inverter, then the ratio of low field electron to hole mobilities, μ_n/μ_p , needs to be as close as possible to 1. From Table I.1, one can see that the layout of a CMOS SRAM cell would have a lower density with InSb as a channel material than with silicon. Among the candidates listed in Table I.1, carbon-based materials would be the best choice to obtain the best layout density for a given function. Equal hole and electron mobilities are possible in sp^2 carbon-based materials (C-diamond [10, 12], CNT [13], graphene [14, 15]). In these latter examples, carriers are expected to be ballistic or emitted in resonant modes into the MOSFET channel. Unfortunately, their low or almost zero bandgap is a handicap to compete for low standby power CMOS applications. However, by using p-i-n FETs architectures, band-to-band tunneling operating mode MOSFETs with less than 60 mV/dec subthreshold swing have been demonstrated possible [13].

Dopant activation in carbon materials is still limited [16] despite the fact that progress has been made for p doping in diamond by the end of 1990s [17]: however, ohmic contacts of metal to diamond need to be optimized. Moreover, C-diamond is the highest thermal conducting material (10 times the thermal conductivity of silicon or 50 times the thermal conductivity of Al_2O_3) [18] and could be integrated as a buried layer to suppress self-heating or introduce a thermal equalizer in future semiconductor-on-insulator substrates [10, 12]. The dielectric constant of C-diamond ($K_C = 5.7$) as a buried layer would offer the best trade-off between HiK and SiO_2 to control short-channel effect and DIBL [10].

In the future, heterogeneous co-integration will be possible by the use of in-line thin-film bonding and subsequent processing. Thanks to the possibility of processing these films at low temperatures, the use of 3D integration will be one way to heterogeneously co-integrate several materials while keeping quasi-optimized devices characteristics [10, 19–21].




Figure I.1 Vision of a unified platform on SOI, including heterogeneous More Moore, More than Moore and Beyond CMOS types of devices.

Thanks to the use of wafer bonding and cold end processing, many opportunities to mix More Moore, More than Moore and Beyond CMOS types of devices for new functionalities and applications will show up. Figure I.1 gives an example of what can be achieved at the front-end level based on the integration of active (for channels) and passive thin films. Thanks to thin-film-based technology and the necessary evolution towards cold end processing, it will be possible to co-integrate and stack devices delivering different functionalities and possibly using different active materials. Many of the materials appearing as examples and opportunities in Fig. I.1 will be co-integrated with silicon thanks to low-temperature processing. As typical examples, in a sequential integration second strata Si, Ge and III-V channels will require low-temperature dopant activation and diffusion. Furthermore, polymers linking to silicon and back end of line metals would require to maintain the end of process temperatures lower than metal alloying temperatures. The integration of carbon-based materials (carbon nanotubes, graphene,

diamond, etc.) is a serious option for multifunctional applications as well as low resistivity, high resistance to electromigration long interconnect and vias. These materials exhibit high thermal conductivity, which should contribute to lowering heat dissipation and hot spots in a circuit.

Thanks to the new flexibility offered by low-temperature processing, new associations between logic and memory devices will thus be possible in the field of non-volatile logic, power management, functions and circuit re-configurability, neuromimetic architectures, and so on. The various options which are shown to be possibly co-integrating (in Fig. I.1) are reviewed in this volume. It will be possible to add or associate stand-alone devices such as smart sensors or other circuits. 3D wafer-level packaging is a serious option to optimize the packing density of the final systems.

These new possibilities, which will be accessible thanks to the technological progress, will be achieved in parallel with scaling of nanoelectronic devices. The choice of the device architecture materials and process integration options will be done under the light of minimal variability as long as the critical size of the devices and interconnect is far from molecular size. However, at the sub-10-nm level, the control of the intrinsic part of variability depending on the specific process step characteristics will become a major issue.

Statistical variability has a double nature: some causes are *intrinsic*, depending on the basic principles of the fabrication process conception; other causes are *extrinsic*, due to the ultimate performance of the equipments and process integration. Ultra-scaled sub-5-nm devices and interconnect will request the control of quasi zero variability technologies. At this level, molecular dimension fluctuations will induce dramatic variations of device characteristics. New paradigms will be necessary to fabricate devices and circuits, using quasi zero intrinsic variability processes. The manipulation of monodisperse objects such as a discrete number of molecules, nanoparticles and nanocrystals and process control at the atomic level will need to be mastered in possible self-assembled schemes. This subject will be reviewed in the second book of the Series on Intelligent Integrated Systems.

1.1.3 *New Progress Laws and Paradigms*

Moore's law could temporarily be slowed down because of the major showstoppers encountered by CMOS physical limitations and the cost of lithography [5]. The strong demand for an increasing number of functions by the use of nomadic handheld objects is motivating research and development on diversification, heterogeneous integration and 3D packaging. Miniaturization, as a progress law, is well adapted to the increase of the number of devices per chip at a reduced cost per function, reduced power consumption and increased speed. In the More than Moore domain, miniaturization does not necessarily bring an improvement of the single devices' figures of merit (F.O.M.). However, miniaturization can be relevant to access highly resolved sensing, reduce the cost, and make the systems available to a larger public.

Intelligent integrated systems will be massively available in the future thanks to the high level of integration and the associated reduced cost brought by miniaturization and heterogeneous co-integration of sensors and actuators as well as passive and active devices. Multiphysics data and physical quantities will be processed or even fused with other data of a different nature [22] to deliver new resultant functions and the possibility to decision making. The mimetism of human senses is one of the archetype examples which are still very challenging today. The association of the different senses' imitation combined with data fusion could result in augmented systems as compared to the human body's functions and give rise to new applications (Fig. 1.2).

Miniaturization is one practical approach to Moore's law: it is economically efficient whenever it is realized in the frame of collective fabrication. However, the physical limits of transistor scaling and the cost of investments inspires researchers to envisage new paradigms such as device or circuit stacking in 3D scheme integration. The 3D stacking or packaging approach can potentially increase the number of devices per chip or improve the performance of a system rather than relying exclusively on scaling. Microsystems can profit by the evolution of microelectronics to follow the miniaturization scheme. Some figures of merit, such as the resolution of MEMS, can be improved by making devices smaller.




Figure 1.2 Analogy between senses and electronic, micromechanic, and magnetic device sensors. The association of the different senses' mimetics will give rise to new applications: data fusion will then be welcome to make these new applications easy.

Their sensitivity can be upgraded when gravimetric properties are exploited [23]. However, their cross sections get smaller as well and reduce the interaction probability with any object of a comparable size. The integration of multiple devices taking advantage of collective fabrication and the resolution of lithography coming from microelectronics can bring a solution to that issue. That is the case for nanoelectromechanical system (NEMS) resonators arrays, which increase their responsivity by increasing their capture area. Consequently, the improvement of the figures of merit of NEMS devices integrated on silicon is not necessarily obtained by their scaling. The progress in heterogeneous co-integration is thus to be considered through new progress laws which will mainly require taking into account the application area specifications.

1.2 Intelligent Integrated Systems: Device Technologies and Architectures

In this book, we highlight the different technologies that will bring future intelligent integrated systems into reality. We have

selected timely topics in the fields of technology and architecture and organized them into two sections. In section 1, we review in eight chapters the various options for advanced silicon-based CMOS. New materials and device architectures are studied as possible candidates to sustain the scaling of CMOS. Section 2 reports in six chapters (Chapters 9 to 14) the new paths to augmented silicon-based technologies. New functions will be enabled by the heterogeneous co-integration of resistive memories using organic molecule grafting on silicon, oxygen vacancies diffusion in metallic oxides, or spin transfer associated with a nonlinear device (transistor or diode). Programmable neuromorphic devices and architectures will be possible by these associations. Power management as well will profit by the availability of their integration. 3D integration in different flavours is developed as one of the most preferred options for these new functional assemblies. These schemes will, furthermore, be used more and more in the future in the co-integration of sensors with digital or analog integrated electronics. It will be a very good way to minimize power consumption, signal-to-noise ratio, and speed. Ultra-miniaturized resonators that use nanowires are a good example of NEMS which will benefit from nanoelectronic integration and co-integration capabilities.

Intrinsic statistical variability is nowadays already guiding the device architecture choice for sub-28-nm nodes. Several solutions have been proposed at the system design and components architecture level. In Chapter 1, Andrieu et al. demonstrate the capabilities of thin-film channel CMOS devices in order to drastically reduce their variability due to random dopant fluctuations. The potentialities of planar, trigate, and nanowires to fulfill the requirements are reviewed. Today, fully depleted devices architectures are introduced into production by several companies at the sub-22-nm technology node as defined by the ITRS [5].

The access resistance to channel MOSFET is more and more limited by the source and drain resistance as these electrodes need to be scaled with MOSFETs. In Chapter 2, Dubois et al. give the status of the recent developments in low-temperature dopant-segregated Schottky barrier MOSFETs. Introducing metallic access electrodes to the channel together with a doped contact which allows reducing

the contact resistance is a very popular strategy that excites many researchers worldwide.

In Chapter 3, Mazellier et al. report on a silicon-on-diamond (SOD) substrate technology, in which diamond replaces buried silicon dioxide used in conventional silicon-on-insulator (SOI) wafers. Diamond is interesting because of its high thermal conductivity (compared to SiO_2) while maintaining high resistivity (electrostatic control). SOD technology is thus ideally suited for SOI applications requiring enhanced thermal management, potentially high-speed 3D complex systems. Diamond can be efficiently integrated in a thin-film configuration and leads to significant improvement in heat dissipation.

In Chapter 4, Le Royer et al. give the status on the process of advanced substrate wafers based on SGOI (SiGe alloy film on insulator) and GeOI (germanium on insulator) and innovative device integration. Various realization schemes are demonstrated for the substrate fabrication such as Ge enrichment, Smart-CutTM, and hybrid epitaxial growth. Fully depleted CMOS, impact ionization MOSFETs and tunnel FETs have successfully been co-integrated on the obtained state-of-the-art substrates whereas germanium on insulator offers the opportunity to exploit these novel architectures.

In contrast with parallel or back-end 3D integration in which the layers are processed independently on separate wafers and bonded to each other after device and BEOL fabrication, 3D monolithic integration stacks the layers sequentially on top of each other. In Chapter 5, Vinet et al. demonstrate that this approach, different from parallel 3D by its front-end type nature, offers new design opportunities based on electrostatic coupling and gain in density to boost the performance. 3D monolithic integration allows to reduce circuit area by 40% compared with conventional layout and delay.

Another way to increase performance different from scaling is to bring in new transistor channel materials. This option is reviewed in Chapter 6 by Datta on the contribution from III-V and in Chapter 7 by Li et al. on carbon electronics. Compound semiconductor- or III-V-based quantum-well field-effect transistors (QWFETs) or heterostructure field-effect transistors (HFETs) are a promising transistor architecture option for future ultra low power/high speed logic applications (Chapter 6). In Chapter 7,

the authors add the opportunities to integrate carbon-based interconnect to carbon-based active devices channels. The physics of carbon-based materials is overviewed in this chapter and the opportunities for new applications are highlighted. This is for sure an open new field for fabrication and new functional device architectures for high-frequency MOSFETs, TFETs, spin electronics, as well as superior quality behavior passive components, despite the remaining controversial issues for these materials integration.

Knoch focuses on tunnel field-effect transistors in Chapter 8. The hope to be able to reduce the subthreshold swing of MOSFET-type devices to values lower than 60 mV/dec has been demonstrated by several authors in the past 10 years, but the optimal drivability has not yet been obtained. Professor Knoch has made undoubtedly major developments on TFET technology as well as their physics: the challenges to realize optimized heterostructure TFETs compatible with applications are explained in this chapter.

Adding new functions to nanoelectronics or finding new paths is a constant quest of interest as long as low-cost applications can be defined. Memories are very useful to define the various functions in a system. In Chapter 9, Buckley et al. show the opportunity to use memories employing organic-based molecular or polymer layers. Such technologies explore the use of low-cost “bottom-up” approaches (i.e., chemical synthesis, surface functionalization, molecular self-assembly): they may have some features of interest to mainstream storage technologies within the next few decades, and on a shorter term address new markets (plastic electronics, flexible/wearable electronics, etc.).

Chapter 10, by Magyari-Köpe and Nishi, is dedicated to non-volatile resistive switching memories (RRAMs). The RRAM is built as a MIM capacitor-like structure where the insulator layer (I) is made of one of two kinds of materials, transition metal oxides or solid-state electrolytes. Progresses in materials and device structures of RRAMs are reviewed with certain emphasis on physical mechanisms for resistive switching and also electronic conduction in the low resistance state for different insulators and metal electrode materials. The mixing of these devices with CMOS can open the way to new applications such as neuromorphic computing.

The pervasion of nanowire technology is illustrated in Chapter 11 by Duraffourg and Ernst: applications which differ from scaling of transistors have been developed in the field of sensors. A technical overview of suspended silicon nanowires used as high-frequency (HF) vibrating NEMS is given. Among the various applications which can be addressed with such nanosystems, nanowires represent the HF nanoresonators for future ultra-low-mass sensors.

Among the new emerging fields, spintronics is a combination of magnetism and microelectronics. Magnetic tunnel junction resistance depends on the junctions' magnetic configuration (magnetoresistance), which can be used to store information. They combine nonvolatility with hardness to radiations, low-power consumption, speed, density, and quasi-infinite endurance: they may thus replace parts of the memory hierarchy and allow conceiving a normally-OFF/instant-ON low-power electronics (More than Moore). In Chapter 12, Prenat et al. describe spintronic phenomena, technology, and devices as well as their use in memory, logic, and RF applications. This is a way to add new functionalities to microelectronics.

Besides adding new devices such as sensors to microelectronics, as illustrated in Chapter 11, one can add intelligence to stand-alone sensors to interface signal processing and actuation electronics. In Chapter 13, Esashi reviews major examples of sensors fabricated on the basis of MEMS technology: capacitive pressure sensors fabricated by wafer-level packaging, electrostatically levitated rotational gyroscopes developed for high-precision inertia measurement systems, tactile sensor networks driven by event for safe nursing robots, acoustic sensors for wireless sensing, optical scanner for 3D imaging, sensors at the end of catheter in blood vessel, and microprobes with high spatial resolution and high sensitivity.

Finally, the devices and circuits made from the above-mentioned technologies would not be usable if their packaging weren't taken into consideration. In Chapter 14, Poupon points out the two categories of systems that nanoelectronics, in its evolution to offer more and more functions, will be handling in the future: system in package (SiP), assembling several components into one package, and system on chip (SOC), integrating functionalities at a level close to core CMOS. In SiP, different technologies are used to meet specific

needs: one of the most promising approach to meet them is 3D parallel integration. This technology involves several developments, including stacked devices or packages, silicon interposer with through silicon vias, and embedded technologies.

References

1. G. E. Moore. Cramming more components onto integrated circuits. *Electronics*. 1965, April 19; 38(8).
2. R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc. Design of ion-implanted MOSFET's [sic.] with very small physical dimensions. *IEEE J Solid-State Circuits*. 1974, October 9.
3. G. Baccarani, M. R. Wordeman, and R. H. Dennard. Generalized scaling theory and its application to a micrometer MOSFET design. *IEEE Trans Electron Devices*. 1984; 31:452–462.
4. J. Kilby and E. Keonjian. *IEDM Technical Digest*. IEDM Proceedings, Washington, DC, October 29–30. 1959:76–78.
5. International Technology Roadmap of Semiconductors. <http://www.itrs.net/>
6. <http://www-03.ibm.com/press/us/en/pressrelease/>
7. <http://www2.imec.be/>
8. <http://www-leti.cea.fr/>
9. L. Clavelier, C. Deguet, L. Di Cioccio, E. Augendre, A. Brugere, P. Gueguen, Y. Le Tiec, H. Moriceau, M. Rabarot, T. Signamarcheix, J. Widiez, O. Faynot, F. Andrieu, O. Weber, C. Le Royer, P. Batude, L. Hutin, J.-F. Damlencourt, S. Deleonibus, and E. Defay. Engineered substrates for future More Moore and More Than Moore integrated devices. Electron Devices Meeting, San Francisco, CA; December 2010:42–45.
10. S. Deleonibus, ed. *Electronic Devices Architectures for the Nano-CMOS Era*. Pan Stanford Publishing, Singapore, 2008, and also <http://www.ioffe.ru/SVA/NSM/Semicond/>
11. Q. Rafhay Raphael Clerc, Jean Coignus, et al. Dark space, quantum capacitance and inversion capacitance in Si, Ge, GaAs and In_{0.53}Ga_{0.47}As nMOS capacitors. ULIS, Glasgow, UK, March 2010:50–53.
12. J.-P. Mazellier, J. Widiez, F. Andrieu, et al. First demonstration of heat dissipation improvement in CMOS technology using silicon-on-diamond

- (SOD) substrates. IEEE International SOI Conference, Foster City, CA, October 2009:141–142; J. Widiez, M. Rabarot, S. Saada, et al. Fabrication of silicon on diamond (SOD) substrates by either the bonded and etched-back SOI (BESOI) or the Smart-Cut™ technology. *Solid-State Electronics*. 2010; 54(2):158–163.
13. G. Zhang, X. Wang, X. Li, et al. carbon nanotubes: from growth, placement and assembly control to 60 mV/decade and sub-60 mV/decade tunnel transistors. IEDM Abstract 16.1, San Francisco, December 2006.
 14. C. Berger, Z. Song, X. Li, et al. Electronic confinement and coherence in patterned epitaxial graphene. *Science*. 2006; 312(5777):1191–1196.
 15. M. C. Lemme, T. J. Echtermeyer, M. Baus, et al. A graphene field-effect device. *IEEE Electron Dev. Lett.* 2007; 28(4):282–284; J. Appenzeller, Y.-M. Lin, J. Knoch, and Ph. Avouris. Band-to-band tunneling in carbon nanotube field-effect transistors. *Phys Rev Lett*. 2004; 93:196805.
 16. N. Nishitami-Gamo, E. Yasu, C. Xiao, et al. Sulfur doped homoepitaxial (001) diamond with n-type semiconductive properties. *Diamond Related Mater*. 2000; 9(3–6):941.
 17. J-P Lagrange, A. Deneuville, and E. Gheeraert. A large range of boron doping with low compensation ratio for homoepitaxial diamond films. *Carbon*. 1999; 37:807–810.
 18. K. Oshima, S. Cristoloveanu, B. Guillaumot, et al. Novel SOI-like structures for improved thermal dissipation. IEEE International SOI Conference, Williamsburg, VA, October 2002:95–96.
 19. P. Batude, M. Vinet, A. Pouydebasque, et al. Advances in 3D CMOS sequential integration. IEDM, Baltimore, December 2009:346–349.
 20. P. Batude, M. Vinet, A. Pouydebasque, et al. GeOI and SOI 3D monolithic cell integration for high density applications. VLSI Tech Symposium, Kyoto, Japan, June 2009:166–167.
 21. B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis. Single-layer MoS₂ transistors. *Nat. Nanotechnol.* 2011; 6(3):147–150.
 22. L. A. Klein. *Sensor and Data Fusion: A Tool for Information Assessment and Decision Making*. SPIE Press. 2004; 51.
 23. E. Mile, G. Jourdan, I. Bargatin, C. Marcoux, S. Labarthe, C. Kharrat, P. Andreucci, S. Hentz E. Colinet, and L. Duraffourg. In-plane nano-electromechanical resonators based on silicon nanowire piezoresistive detection. *Nanotechnology*. 2010; 21:165504.