

# Index

- abrupt depletion approximation 310–11, 318
- access resistance 17, 276, 288, 297
- ACL (amorphous carbon layer) 34–35, 42, 44, 48–49, 53
- advanced transport modelling 330–31, 333, 335
- ALD (atomic layer deposition) 62, 64–65, 98, 106, 129, 139, 142, 147, 235
- ALD TiN electrode 124, 127–28, 133
- amorphous carbon layer *see* ACL
- annealing 95, 97, 162, 165, 381
- atomic layer deposition *see* ALD
- atomic vapor deposition *see* AVD
- AVD (atomic vapor deposition) 94, 139–40
- ballistic current 346–47, 349, 351, 353, 355–56
- ballistic transport in ultrashort thin junctionless nanowires 325, 327, 329
- band alignment 117–18, 123–24, 127, 130–31, 136
- band alignment dependence 128, 130, 133, 135
- band edge 366, 403–4
- BARC (bottom anti-reflective coating) 32–33, 50
- basic ESD protection devices 264
- bipolar mode 269–74, 277–78, 281–86, 289–91, 293–96
- parasitic 268–69
- boron 17, 59, 79–81, 145, 162, 165, 172, 275, 277, 290
- bottom anti-reflective coating *see* BARC
- breakdown voltage 123, 279–80
- bulk FinFETs 10–11, 152–53, 157–58
- bulk mobility 306, 317–18
- bulk tri-gate device 11
- capacitive coupling, characteristics gate channel 373
- capping layer 92–93, 105–8, 110, 146
- caps, rare-earth oxide-based 105
- CB (Coulomb blockade) 363, 367, 369, 372–73
- CD (critical dimension) 12, 14, 29, 33, 35–38, 41–42, 46, 49–50, 52, 67, 385
- cells, galvanic 69–70
- channel
  - homogenous 334–35
  - long 130, 310, 366
  - parasitic 155
  - short 85, 235, 334
  - undoped 185, 362, 370, 384
- channel barrier height 372, 378
- channel confinement 57, 177
- channel control 13, 250

- channel dopants 155, 158  
 channel doping 15, 59, 77–78, 81,  
     124, 134, 151, 155  
 channel implants 15, 19  
 channel mobility 19, 103, 117, 151  
     low-field 77, 79–80, 88, 91, 101,  
     107–8, 110  
 channel orientation 178, 378, 381,  
     396  
 channel resistance 156, 297  
 channel strain 156, 176–77, 179  
 channel tapering 212–13  
 CMOS (complementary-metal–  
     oxide–semiconductor) 151,  
     261, 401  
 CMOS devices 28, 409  
     dual-gate 141  
 complementary-metal–oxide–  
     semiconductor *see*  
         CMOS  
 conductance 364–66, 370, 376  
     differential 363–64, 366–67,  
     371, 404–5  
     ohmic channel 334–35  
 conduction 125, 202, 207–8, 214,  
     217, 222–23, 320, 375, 379  
 conformal doping 159, 162–63,  
     181  
 contact resistance 17, 171–73,  
     288–89  
 Coulomb blockade *see* CB  
 crystal orientation 19, 61, 136,  
     167, 177–78, 186, 188, 190,  
     206–7, 222, 292, 294  
  
 DARC (dielectric anti-reflective  
     coating) 32, 35, 42  
 decoupled plasma nitridation *see*  
     DPN  
 device failure 267, 269  
 device threshold 196, 200, 205,  
     225–26  
 device threshold voltage 185  
  
 devices  
     complementary 159, 163  
     doped 239, 243, 363, 372  
     double gate 9  
     long-channel 6, 89, 124, 235  
     multiple-gate 24, 136, 228, 236,  
     239, 241  
     nanowire 21, 306, 312, 346  
     parasitic 264  
     pFET 91, 104, 127–28  
     pi-gate 5  
     planar bulk 16, 19–20  
     resist-defined 199–200  
     short-channel 6–7, 254  
     simulated 375, 386  
     single-fin 217, 220, 223, 226  
     tri-gate 5  
     triple-gate 238  
     ultra-scaled 362, 379  
 DIBL (drain-induced barrier  
     lowering) 5–6, 101, 150–51,  
     154, 156, 158  
 dielectric anti-reflective coating  
     *see* DARC  
 dielectric capping 91–92, 147  
 dielectric caps 92–93, 104–5, 127  
 donors, ionized 306–7, 310, 343,  
     345  
 dopant atoms 152, 162, 164–65,  
     187  
 dopants 156, 158–59, 162–65,  
     172–73, 400–1, 409  
 doped FinFET devices 363  
 doping 77–81, 141, 149–50, 152,  
     154–56, 158, 160, 162, 164,  
     166, 168, 170, 172–74, 176,  
     317–18  
     vapor phase 18, 162  
 doping density 306, 310, 312,  
     317–18, 327–28  
 dot/gate capacitance 368–69  
 DPN (decoupled plasma  
     nitridation) 86–92, 139

- drain-induced barrier lowering *see* DIBL
- drift-diffusion approximations 334–35
- effective oxide thickness *see* EOT
- effective work function 65, 82, 85, 91–92, 111, 125, 141, 145–46
- electrolytic solution 70, 72
- electromagnetic field 341–42, 357
- electron density 82, 315, 320–22, 327, 359
- electronegativity 69–70, 82, 91–93, 106, 142
- electrostatic discharge *see* ESD
- EOT (effective oxide thickness) 98–99, 119–25, 127, 129, 235
- EOT independence 127–29
- epitaxial growth 163, 168, 170, 173–74
- epitaxy 163, 168–69, 174, 176
- ESD (electrostatic discharge) 261–66, 295, 298
- ESD protection device 267
- ESD robustness 261, 268, 274–75, 282, 285, 288, 292, 294
- ESD stress 263, 266, 269
- experiments, carrier separation 123, 126, 131–32
- extension concentrations 194, 209–10
- extension doping 208–9, 226
- extension regions 151, 158, 165, 170, 176, 212
- extension resistance 151, 155, 214
- Fermi level 82, 137–38, 307, 320–21
- FET (field-effect transistor) 26–27, 75, 105, 131, 134, 139, 141, 251, 336, 341, 346, 362, 382, 391–92, 400
- FET, short channel 58, 130
- field-effect transistor *see* FET
- fin patterning 11–13, 19, 33, 35, 37–39, 41, 43, 45, 47, 49–53, 136
- fin pitch 10, 14, 32–33, 36, 38–39, 49–50, 52–53, 86, 160–62, 176, 290
- fin profile 36, 38, 46–47, 52
- fin sidewalls 38, 44, 61, 67–68, 169, 191, 226
- fin spacing 13, 175, 262, 278, 290–91
- fin width 13, 17–19, 59, 79, 155, 165–66, 172, 200–1, 234–42, 248–49, 255–56, 277–78, 280–81, 287–92, 295–96
- FinFET architecture 29, 38, 149, 157
- FinFET-based multi-gate devices 4, 10, 22
- FinFET design 190, 206
- FinFET devices 9, 25, 32, 147, 189, 215, 232, 252, 261, 268, 277–78, 281, 294–95, 297–98, 402–3
  - narrow N-type 296
  - undoped 370
  - wide fin 273–74
  - wide fin N-type 271
  - wide fin P-type 272
- FinFET SRAM 217, 220–21, 230, 232
- FinFET SRAM cells 229–30
- FinFET threshold voltage 202, 204
- FinFET variability 189–90, 214
- FinFETs 4–5, 26, 153–54, 162–63, 173–75, 179–82, 185–86, 194–95, 225–29, 236–37, 239–42, 247–56, 380–84, 386, 388–94
  - doped channel 369
  - narrow-fin 217, 247, 254
  - p-type 208

- FinFETs (*Contd.*)
- undoped 370, 374–75, 377–79
  - undoped channel 369, 372
  - fins 9–15, 17–22, 32–33, 44–48, 136–37, 159–61, 166–69, 197–99, 207–11, 217–18, 226, 268–74, 277–79, 282–85, 287–97
  - fixed and trapped charge *see* FTC
  - flat-band voltage 119, 121, 133
  - flat-band voltage extraction in SOI MuGFETs 117, 119, 121, 123, 125, 127, 129, 131, 133, 135, 137, 139
  - floating body devices 123, 156
  - floating body effect, gate-induced 137
  - FTC (fixed and trapped charge) 188–89
- galvanic corrosion 69–70, 144
- gate bias 123, 125, 305, 310, 389–90, 395
- gate capacitance 15, 63, 80, 90, 102, 109–10, 133, 368
- gate dielectric composition 65
- gate dielectric integrity 62, 105
- gate dielectric nitridation 76, 86
- gate dielectrics, ultra-thin 117, 129–30
- gate electrodes 16, 59, 61, 86–87, 100, 102, 108, 118, 124–28, 147, 235, 240, 288
- dielectrics/metal 57
- gate electrodes in MuGFETs 58–59, 61, 63, 65, 67, 69, 71, 73
- gate hardmask 163, 169–70
- gate-induced drain leakage *see* GIDL
- gate leakage 72, 84, 90, 92, 112, 122–24, 127–28, 130, 133, 135–37, 286
- gate leakage dependence 99, 123
- gate leakage evolution 122, 124
- gate oxide 60, 72–73, 75, 82–83, 87, 90, 97, 105, 112, 120, 122, 136, 138, 141, 145
- ultra-thin 137, 140
- gate-oxide breakdown 273, 283, 293
- gate oxide integrity 75, 83, 91, 105
- gate patterning 5, 22, 63, 73, 152, 157–58, 163
- gate plane 153, 171
- gate sidewall 163
- gate stacks, high-k/metal 153, 233
- gate-to-channel coupling 375
- gate voltage 6, 21, 80, 90, 102, 114, 124–26, 129, 131–32, 249, 306–10, 316–17, 363–66, 370, 403
- gated diodes 262, 268–69, 273, 276, 279–80, 285–87, 297
- geometrical dependencies 269, 271, 273, 275, 277, 279, 281, 283, 285, 287
- geometry, triple-gate 362, 365
- GIDL (gate-induced drain leakage) 17–18, 25, 156, 173, 180, 299
- gradual channel approximations 310, 312
- grounded-gate NMOS 264–66
- halo formation 158–59, 161, 163, 165, 167
- hard mask 10, 13, 32–36, 39, 49, 54, 66–69, 71, 74–75, 195, 288, 402
- hard mask removal 68, 70–71, 73–74
- HDD (highly doped drain) 150–51, 170–73, 175–76, 235
- HDD regions 151, 156, 169–70, 173–76
- HF-diluted solutions 69, 71–72, 74
- highly doped drain *see* HDD

- holding voltage 264, 270, 273, 276, 278, 296
- hole mobility 27, 174, 176, 178–79, 195, 337
- interface states 113–14, 136, 374, 378, 395
- interface traps 380, 384–87, 389–90, 395–96, 400
- inversion charge 244–45, 390
- inversion mode MOSFET  
nanowires 303–4, 325, 328–29
- ion deflection 46–49, 52
- ion implantation 75, 77, 80, 85, 94, 145, 158, 161–62, 169, 180
- ionized impurity scattering 155, 323–25
- JFET (junction Field Effect Transistor) 304–6
- junction field effect transistor *see* JFET
- junctionless nanowire 307, 319, 321–22, 325, 329–30, 337
- junctionless nanowire POFET 333–35
- junctionless nanowire transistor 303–4, 306–10, 312–14, 316–18, 320, 322, 324, 326, 328, 330–36
- Lambert W-function 312, 314–15, 336
- LDL (lightly doped drain) 151, 262
- leakage, gate-induced drain 17, 25, 156, 173, 180
- leakage current 156, 267, 293–94, 347, 359
- LER (line-edge roughness) 186–97, 200, 203, 206, 208–10, 214–15, 217, 223, 225–26, 228, 231
- LER-induced variability 193, 204, 206–8, 226
- lightly doped drain *see* LDD
- line-edge roughness *see* LER
- line width roughness *see* LWR
- lithography 5, 32–36, 39, 49, 51, 54, 66–67
- long-channel approximations 310, 319
- LWR (line width roughness) 14, 191–92
- metal gate deposition 61, 137
- metal gate electrodes 61, 75, 83, 104, 107, 110, 115, 141, 145, 153
- metal gates 15–16, 20, 23, 26–27, 58, 61, 63, 69–71, 73, 75, 92–93, 97–98, 126–27, 132, 134
- metal-organic chemical vapor deposition *see* MOCVD
- metal–oxide–semiconductor field-effect transistor *see* MOSFET
- MLDA (modified local density approach) 348, 357
- mobility variation 195, 334–35
- MOCVD (metal-organic chemical vapor deposition) 62, 94, 98, 129, 139, 235
- MOCVD TiN 62, 83, 85, 98–100, 102, 135, 145
- MOCVD TiN gate electrode 83, 101–2, 104, 135
- MOS capacitors 63–64, 98–99, 118
- MOS devices 147, 268–69, 286  
grounded gate 297
- MOS diode 286–87

- MOSFET (metal-oxide-semiconductor field-effect transistor) 3, 5, 25, 58, 125, 133, 138, 150, 231, 236, 246, 306, 329, 346, 385
- MOSFET devices, short channel 304
- MOSFET nanowire 328–30
- MOSFET transistor 138, 316
- MuGFET devices 15, 19–20, 26, 60, 66–67, 70, 81, 83, 99, 112, 118
- MuGFET fabrication 12, 70, 105, 108
- MuGFETs (multiple gate FETs) 3–4, 16, 57–61, 65–67, 71–73, 76–79, 86–93, 98–102, 104–5, 108–11, 117–18, 122–23, 133–37, 233–34, 242
- MuGFETs, narrow 74, 78, 81, 133, 135, 142
- multi-finger devices 235, 282
- multi-gate devices 3, 5–6, 13, 19, 22, 24, 26, 188, 298
- nanowire MOSFET 304, 317, 333–35
- nanowires 21–22, 317, 325, 329, 336
- gated silicon 337, 412
- narrow fin devices 17, 101, 162, 269, 272, 276, 288, 291–94, 297
- narrow fin NMOS devices 272, 275–76
- nitridation 86–87, 89, 91
- nitrogen 63, 92, 116–17, 141, 143
- NMOS 6, 16–17, 20, 154, 156, 159, 171, 178–79, 271, 273–78, 281–85, 288, 290–92, 294–96
- narrow fin 271, 273–74
- NMOS devices 18–19, 154, 177, 275–76, 278–79, 283, 295–96
- NMOS FinFET devices 294
- OTV (oxide thickness variation) 187–89
- oxide thickness variation *see* OTV
- photoresist 66–67, 76–77, 91, 187, 190
- physical vapor deposition *see* PVD
- planar CMOS technologies 156–58, 170
- planar devices 8–9, 15, 117, 135, 267, 277
- planar MOSFETs 59, 65, 67, 71, 76, 82–83, 87, 93, 104, 133, 135, 188–89
- planar pFETs 129, 135–36
- plasma doping 18, 162, 181
- PMOS 16–17, 19–20, 156, 159, 178–80, 271, 275–76, 278, 282–85, 288, 290, 294–95
- narrow fin 273–74
- wide fin 273–74
- PMOS FinFET devices 269, 288
- pMOSFET 126, 132
- PNA (post-nitridation anneal) 87–88
- poly-silicon granularity *see* PSG
- polysilicon 18, 66–68, 70–72, 74, 98, 125, 129, 135, 187–88
- polysilicon corrosion 69–71, 73–74
- polysilicon degradation 72
- polysilicon films 61, 67, 69, 71, 75
- polysilicon gates 58–59, 64, 69–70, 75, 127
- polysilicon layers 69–70
- polysilicon patterning 66–67, 70–71, 74
- polysilicon spacers 67–68
- post-nitridation anneal *see* PNA
- PSG (poly-silicon granularity) 187–89
- PVD (physical vapor deposition) 62, 94–96

- QTBM (quantum transmitting boundary method) 326–28, 337
- quantum dots 367, 403–4
- quantum transmitting boundary method *see* QTBM
- random discrete dopants *see* RDD
- rapid thermal annealing *see* RTA
- RDD (random discrete dopants) 187–89
- RTA (rapid thermal annealing) 146, 165, 167
- salicidation 153, 170–71, 173, 175
- SB *see* silicide blocking
- scanning electron microscope *see* SEM
- SCEs (short-channel effects) 4–5, 8–9, 29, 188, 233, 281, 372–73
- SEG (selective epitaxial growth) 12, 17–18, 26, 74, 118, 153, 163, 169–71, 173–77, 235, 262, 275, 288–93, 297–98
- selective epitaxial growth *see* SEG
- SEM (scanning electron microscope) 47–48, 191–92, 371, 378
- semiconductors 7–8, 118–19, 138, 140, 156, 158, 337, 343, 357, 359
- sensitivity analysis 186, 196, 200–1, 205–7, 215, 225–26
- shallow-trench-isolation *see* STI
- short-channel effects 29, 57, 59, 209, 362  
*see* SCEs
- side wall roughness *see* SWR
- silicidation, self-aligned 157, 170
- silicide 17, 154, 170–74, 187, 262, 275, 286, 292–94
- silicide blocking (SB) 164, 181, 262, 275, 285, 288, 292–94, 297
- silicon on insulator *see* SOI
- SNM (static noise margin) 215–16, 218–24, 226
- softlanding 40, 42–49, 52, 54
- SOI (silicon on insulator) 4, 11–12, 20, 34, 50, 57–58, 118, 122–23, 133–35, 153, 157, 181, 233, 299
- SOI FinFET 152–53, 156–57, 170–71, 175
- SOI FinFET device architectures 152
- solid-phase epitaxy *see* SPE
- SPE (solid-phase epitaxy) 18, 166
- SRAM (static random access memory) 13, 19, 159, 186, 214, 217, 220, 224, 226, 229
- SRAM stability 220, 222–23
- static noise margin *see* SNM
- static random access memory *see* SRAM
- STI (shallow-trench-isolation) 5, 10, 152, 174, 265–66
- strain 12, 19–20, 22, 24, 26, 117, 156, 176, 178–79, 182, 187, 262, 285–86, 294–97, 330–32
- strain architectures 149–50, 152, 154, 156, 158, 160, 162, 164, 166, 168, 170, 172, 174, 176, 178
- strain in NMOS devices 177
- strain tensors 177, 332
- structures, multiple-gate 185, 188
- SWR (side wall roughness) 38, 40–41, 43, 45–46
- TaCN-based metals 94–95, 97
- TEM (transmission electron microscopy) 40, 47, 49, 52, 72, 153, 170–71

- tensile strain 178  
thermionic emission 171–72, 361,  
    364–65, 382  
thermionic emission in doped  
    FinFET devices 363  
thickness variations of ultra-thin  
    TiN metal gates 63, 110  
TLP (transmission line pulsing)  
    266–67, 282–83, 292  
total gate-to-channel capacitance  
    130  
transistors, doping-less 173  
transmission electron microscopy  
    *see* TEM  
twin boundary defects 18, 166–67
- ultra-thin TiN metal gates 63, 110  
ultrashort thin junctionless  
    nanowires 325, 327, 329
- vacuum break 108–10  
vapor phase doping *see* VPD  
VPD (vapor phase doping) 18, 162  
wafers 34, 37, 42–43, 46, 66, 122,  
    154, 162, 187, 195, 282,  
    289–90, 295–96, 334  
WFV (work-function variation)  
    188–89  
wide fin NMOS devices 272–73,  
    275, 282, 293  
WNM (write noise margin)  
    215–17, 220–22, 224  
work-function variation (WFV)  
    188–89
- zero temperature coefficient *see*  
    ZTC  
ZTC (zero temperature coefficient)  
    249