

Index

- 3D integration 1
 adhesion 222
 alignment 49
 application-specific ICs 297
 arithmetic units 327
 aspect ratio 107

 back-to-face 7
 balling 249
 bandwidth 335
 benzocyclobute (BCB) 8
 Bosch process 77
 bottoms-up 93
 brightener 97
 bumpless 220
 Bypass Network 327

 C_4F_8 81
 cache 326
 chemical mechanical polishing
 (CMP) 110
 chemical vapor deposition
 (CVD) 266
 chip-to-chip 6
 chip-to-wafer 6
 CMOS image sensor 231
 coefficient of thermal expansion
 (CTE) 177
 copper 91
 cost-of-ownership (CoO) 177
 crossbar 330
 Cu-Cu Permanent Bonding
 14

 damascene process 91
 DC-DC converter 297
 DDR 364
 debonding 44
 de-embedding 274

 deep reactive ion etch
 (DRIE) 44
 deep thermal cycle
 (DTC) 287
 design rule 322
 direct bond interconnect
 (DBI®) 189
 dry film resist 355

 e-Cubes 361
 edge trimming 139
 electrical design automation
 (EDA) 313
 electrodeposition 92
 electromigration (EM) 314
 electrostatic discharge diode
 (ESD) 38
 energy-efficient 35
 epoxy resins 157
 eutectic bonding 45
 eye diagrams 286

 face-to-face 7
 fine-grain power control
 (FGPC) 299
 finite difference method 315
 flip-chip bonding 159
 floorplanning 319
 footprint 30
 fusion 198

 glass substrate 241
 glass transition temperature
 (Tg) 135
 ground 336
 ground-signal-ground
 (GSG) 278
 heterogeneous integration
 360
 high density plasma
 (HDP) 264

- humidity 289
- hybrid bonding 268
- hydrophilic 160

- I/O 335
- inductively coupled plasma (ICP) 72
- infrared (IR) microscopy 48
- instruction scheduler 327
- integrated device manufacturers 353
- intellectual property 359
- interconnect 31
- inter-level dielectric (ILD) 192
- intermetallic compounds 53
- international technology roadmap for semiconductor (ITRS) 11
- interposer 92

- JEDEC 200

- known good dies (KGDs) 153

- leveller 97
- light-to-heat conversion (LTHC) 131
- load and store queues 328

- macromodel 344
- memory 2
- metal-oxide semiconductor field-effect transistors (MOSFETs) 2
- micro-C4 36
- micro-electro-mechanical systems (MEMS) 44
- micro-processor 2
- miniaturization 32
- Moore's Law 2
- More Moore 43
- More than Moore 43

- multi-chip module 5
- multiple inputs and multiple outputs (MIMO) 341

- NAND Flash 357
- nano-adhesion layers 219
- network-on-a-chip 4

- package-on-package 5
- partitioning 36
- placement 194
- plasma-enhanced chemical vapor deposition (PECVD) 59
- point-of-load (PoL) 297
- polyimide 268
- power 336
- power integrity 337
- pulse-width modulator 304

- redistribution layers (RDL) 93
- register files 327
- routing 322

- SF₆ 81
- scalability 1 188
- self-assembly 153
- shallow trench isolation (STI) 73
- silicon oxide 183
- solid state disk 357
- stress migration (SM) 314
- stress relief 148
- super chip integration 158
- super-conformal 93
- suppressor 98
- surface modification 205
- surface-activated bonding (SAB) 209
- system-on-chip 5

- temporary carrier 146
- testing 37
- thermal herding 326

- thermal vias 337
- thermal-aware 318
- thermo-compression bonding
 - 17
- thermoplastic 133
- thermoset 131
- through silicon via
 - (TSV) 71
- time-dependent dielectric (gate oxide) breakdown
 - (TDDB) 314
- total thickness variation 147
- transfer-join (TJ) 265
- tungsten (W) 263

- ultraviolet (UV) 124

- under bump metallization (UBM) 251

- vias first 122
- vias last 122
- vias-middle 122
- voltage regulator modules (VRMs) 298

- wafer level camera 355
- wafer level chip scale package (WLCSP) 93
- wafer thinning 145
- wafer-to-wafer 6
- warp 150
- wire bonding 249