

Index

- acceptor concentration 40, 42–43, 45–46, 73, 138, 141–142
acceptors 20, 39, 42, 138, 140, 218
autonomous refresh 113, 180, 195–211, 213, 215–217, 219–221, 227
averaging method 157, 159–160, 164
- back-gate 52, 57, 226, 233
back word line (BWL) 52, 220
bias conditions 32, 34, 61, 108, 117–118, 123
bipolar disturb 93, 113, 117–123
bipolar transistor 12, 47, 49, 117
bit line (BL) 2–11, 21–25, 32–36, 46–57, 62–63, 65–67, 69–71, 73–77, 93–95, 100–102, 113–119, 165–170, 182–184, 190–194, 196–200, 217–220
bit line twist techniques 10–11
BL *see* bit line
body capacitance 67, 136, 195, 217
body effect 5, 11, 13, 20, 31, 38, 40, 42, 55, 62, 137, 203
body effect curves 42, 46
body holes 212
body impurity 38, 129
body potentials 33, 56
body voltage 12, 20–21, 24–26, 28, 31, 39, 62–68, 70–71, 74–76, 99–100, 107, 129, 135–137, 140–141, 172, 203
body voltage difference 21, 26, 61–63, 68–69, 71–73, 75, 129, 131
body voltage shift 64
body voltage variation 100, 138
bulk Si 232
bulk silicon 176, 178, 231, 236–238
bulk silicon substrate 175–176, 226–227, 231, 233–234, 238–239
bulk silicon wafer cost 176–177
- BWL *see* back word line
capacitance 3–4, 6, 27, 39, 44, 55, 64–65, 67–68, 70–71, 73, 76, 112, 128, 140, 182–183, 185–186
capacitive coupling 8, 33–34, 47, 52, 64, 67–68, 70, 136, 166
drain-body 26
gate-body 25, 51
capacitive coupling coefficient 64–65, 67–68, 70, 73, 75
- cell
destructive read-out 5, 21, 147
disturbed 117–118
dummy FBC 90
floating-body 126, 145, 223, 243
four-transistor 2–3
p-type MOSFET 13
redundant 3, 88–89
reference 5, 81, 88, 148
scalable 179, 227
single-transistor 11–13, 15–16, 228
two-transistor floating-body/gate 244
- cell area factor 8
cell arrays 8, 80, 87, 104–105, 134, 139, 157, 160, 167–168, 190, 192, 194, 198, 210–211, 214–218, 227
- cell bodies 140, 216
cell body voltage 135–136
cell capacitance 5–6, 112, 166
cell capacitor 3, 8
cell data degradation 147–148
cell efficiency 6, 191
cell leak 136–137
cell scheme 148–149, 154, 156, 158, 228
cell signal 228
cell structures 82, 96, 105, 164, 227, 231
- cell-to-cell leakage 113, 117–120, 123, 125
cell transistor 20, 23, 33, 68, 82, 152, 167
cell transistor drain currents 25
channel dose 96, 111
channel holes 12–13

- channel region 97, 121–122, 124, 128
 channel width 30, 61, 82–83, 103, 112,
 135, 137, 148, 151, 162, 170–171,
 181–182, 204
 charge pumping 12, 14, 21, 53–54, 147,
 150, 153, 166, 171–172, 204–211,
 214, 220–221
 charge pumping phase 204–205, 207
 chip size 5–6, 150–151, 191
 CMOS transfer gates 151, 154–157,
 167, 183
 current difference 12, 61–62, 69, 81,
 85, 98
 current mirror configuration signals
 156
 cycle time 112, 115, 153, 189, 191, 198
 random 179–181, 183, 229
 cycle time degradation 167, 171–172,
 228
- data cell currents 209
 data cell signals 170
 data cells 31, 39, 88, 108, 113, 133,
 139, 141, 169–170, 182, 208,
 213–214
 data lines 153, 156–157
 data retention 93, 107, 109, 111, 137,
 180, 195, 197–202, 220, 238
 data retention time 82, 103, 109, 112,
 133
 data retention time distributions 164
 DC power 50–52, 54
 deep trench capacitor cell 6–7
 direct tunneling 53, 55, 219–221, 227
 discharging 196, 198, 200, 230
 distributions
 cumulative 80, 108, 110, 121,
 161–162, 218
 current 99, 101, 104–106, 158, 214
 normal 78–80, 89, 114, 169, 186–188,
 192–193
 dopant atoms 134–136
 double gate 232
 independent 236, 238
 double gate transistor cell 233, 236
 drain leakage, gate-induced 59, 111,
 144, 227, 242, 246
- drain region 119–120, 122, 125
 drain voltage 12, 30, 34, 36–37, 48, 82,
 87, 184, 206
 DRAM *see* dynamic random access
 memory
 DRAM cell 1–3, 5–12, 19–23, 112, 166,
 176, 179, 195, 242
 capacitor-less 15–16, 59, 127, 144,
 240
 deep trench 8–9
 double-gate 59–60, 240
 simplified superior floating-body/gate
 244
 DRAM cell array 3, 23
 DRAM cell generations 7
 DRAM retention time distribution
 109–110
 dummy cell pairs 160, 228
 dummy cells 5, 58, 78–81, 87–89, 148,
 151, 155, 157–162, 164, 166–168,
 192, 228
 implementing 159–160
 multi-averaging scheme of 91, 145,
 173, 223, 243
 duty ratio 113–115, 197, 199, 204
 dynamic random access memory
 (DRAM) 1, 17, 19, 23, 107, 112,
 125–127, 144–145, 147–148,
 150–151, 153, 176–179, 194–196,
 200–202, 221–222, 243–246
- efficiency 49, 51, 212
 electrical field 96, 104, 109, 111–112,
 127
 electrical field strength 82, 109, 111,
 127, 131
 electrons 13, 17, 23, 46, 48, 51, 53, 60,
 83, 205, 212
 embedded DRAM 60, 91, 112, 144, 179,
 239–240
 embedded FBRAM 181–183, 186
 twin-cell-based high-performance
 184–185
 embedded memories 59, 144, 181, 201,
 229, 241–242
 high-performance 179, 187–188
 equilibrium point 28–31, 63
 equilibrium state 26, 48, 203

- fail bit 105, 120–123
 cumulative distribution of 121–122
 failure rate 120, 123, 213–214, 216
 FBC *see* floating body cell
 FBC cell array 22, 25
 FBC memory 46, 97, 107, 238
 FBC structure 55, 99, 103–104,
 119–121, 123–125
 FBRAM *see* floating body random access
 memory
 FD-SOI, threshold voltage difference of
 38–39
 FD-SOI FBC 39, 41–45, 57, 77, 110,
 129–130, 134, 140, 142, 229
 operation of 36
 operational modes of 44–45
 FD-SOI MOSFETs 38, 40, 44, 130
 FD-SOI n-type MOSFET 38, 44
 floating body 11–13, 15, 19, 21, 36, 47,
 59–60, 91, 175, 194–196, 202–
 204, 210, 212–214, 220, 228–230,
 244
 floating body cell (FBC) 19–26, 34–44,
 46–50, 52–58, 60–62, 82–88, 103–
 104, 112–113, 123–125, 127–130,
 138–142, 144–145, 175–176,
 195–199, 221–231, 239–244
 fabricated 93
 scaled 91, 127, 242
 floating body memories 223
 floating body RAM 58, 91, 145, 147,
 154, 173, 177, 225–226, 243
 floating body RAM technologies 145,
 241, 244
 floating body random access memory
 (FBRAM) 58, 91, 93, 96, 102, 107,
 145, 154, 162, 175–184, 190–192,
 194, 196–198, 200–202, 222–224,
 243–244
 forward bias 21, 24, 34, 100, 118, 150
- gain cell 11, 21, 165–166, 179
 gate-induced drain leakage (GIDL) 34,
 48–49, 51, 53–55, 59, 111–115,
 144, 220, 227, 238, 242, 246
 gate length 28, 30, 43, 73, 103, 108,
 112, 132, 135, 137, 148, 162,
 170–171, 181, 192, 204
 gate oxide thickness 30, 43, 73,
- 130–131, 137, 162, 204, 208
 gate spacers 82, 103–105
 gate transistor cell 236
 gate voltage 12, 20, 30, 34, 48, 53, 82,
 97–98, 152, 155, 208, 212, 217,
 219–220
 GIDL *see* gate-induced drain leakage
- high-density memories 59, 87, 89, 91,
 148, 162, 194, 196, 210, 214, 216,
 219, 242, 247
 hole charge 215–216
 hole number fluctuation 141, 218–219
 hole storage 128
 holes
 accumulated 23, 53, 236
 accumulating 11, 26
 averaged number of 140, 215–216,
 218
 collected 117–118
 diffusion of 119, 124
 extracting 15, 28, 50–51, 227
 generated 96, 117
 generation rate of 48, 57
 injecting 15, 48–49
- impact ionization 15, 23–24, 26, 31,
 46–49, 57, 62–63, 96, 117, 135,
 141, 150, 206–207, 210, 214,
 219–220
 impact ionization phase 204–207, 217
 inter-BL noises 166–167
 ionization 24, 47–49, 223
- junction leak 82, 112, 211, 213
 junction leakage 82, 112, 128
- large cell array 207–208, 210
- memory 1–2, 19, 21, 32, 35, 54, 61, 80,
 87–88, 112–113, 167, 175,
 178–180, 197–198, 224–225,

- 242–244
- multi-gigabit 102
- unified 243
- memory area 178
- memory array 79, 81, 86
- memory cell array 80, 87, 97
 - fabricated 93, 95, 119
 - state-of-the-art 102
- memory cell characteristics 125, 144, 241
- memory cell design 93, 95
- memory cell layout 93–94
- memory cell size 118–119
- memory cells 13, 16, 19, 32, 60, 93, 97, 117, 119, 127, 148, 157, 175, 177, 192, 230
 - capacitor-less 60, 239
 - single-transistor 12–13, 21
 - two-transistor floating-body 244
- memory chip 3, 81, 87, 89–90, 98, 103, 129, 150, 195
- metal-oxide-semiconductor field-effect transistors (MOSFETs) 1, 3–4, 11–15, 19–22, 31, 36, 38, 44, 46, 49, 53, 58, 69, 162, 192, 228
- Monte Carlo simulation results 139, 160–161
- Monte Carlo simulations 138, 140, 186–188, 194
- MOSFET threshold voltage 20, 31
- MOSFETs *see* metal-oxide-semiconductor field-effect transistors
- n-type FD-SOI MOSFETs 39
- n-type flip-flop 152–153, 189
- n-type MOSFET 11, 13, 15, 19, 22, 47, 49, 53, 150, 162, 168, 183, 189, 192
- n-type MOSFET transfer gates 152, 155–156, 187
- n-type source 26, 28
- n-type transfer gates 151, 154–155, 157
- negative voltage 23, 25, 39, 47, 50–51, 57, 207, 220
 - large 48–49
- noise 8–10, 147, 165–166
- non-destructive read-out cell
 - perfect 21, 153
 - quasi 21, 147, 166, 179, 191
- one-transistor gain cell 58, 90, 173, 223, 239
- open bit line architecture 9–10
- p-type body 11, 26, 28
- p-type floating body 23, 107
- p-type MOSFET 12–13, 15, 19, 97–98, 151, 155, 160, 162, 169, 184
- p-type MOSFET flip-flop 184–185, 187
- p-type MOSFET transfer gates 152, 155
- parasitic resistances 79, 81–83, 85, 87, 93, 103, 105, 143
- peripheral circuit capacitances 197–200
- peripheral circuits 89, 162, 186, 198–199
- plate bias 96–97, 110–112, 165
 - negative 96–97, 111
- plate bias voltage 111, 162
- Poisson distribution 53, 138, 170–171, 211–213
 - modified 211–213
- positive voltage 3, 13, 23, 25, 46–47, 51, 57
- pre-charge levels 153, 157, 184
- probability 13, 87–89, 158, 211, 214–215
 - cumulative 79, 81, 105, 169, 188, 193
- RAM cells 244–245
- RAMs 176, 200, 202, 244–246
- random dopant fluctuations 46, 129, 138, 140–141, 228, 232, 235
- reduction factor 133, 211–212
- refresh cycle 112, 153–154, 164, 179, 184–185, 196–198, 206
 - autonomous 199, 206–207, 209–210
 - conventional 197–199
- refresh cycle time 112, 197, 199
- refresh efficiency 2, 175, 179–180, 194,

- 196, 227
 refresh operation 1, 3, 23, 197–198
 conventional 197
 region
 active 23
 cut-off 64, 67, 70
 neutral 33, 36, 40, 64–66
 retention time 103, 105, 107–116,
 127, 147, 164, 179–180, 194–196,
 200–202, 229
 long 113, 127, 238
 retention time characteristics 96, 104,
 108, 238
 retention time degradation 105, 107
 retention time distributions 103–105,
 107, 109–111, 113–116, 145, 166
 retention time of FBC 179, 195
 retention time specifications 180, 195
- scalability 8, 126–128, 145, 223,
 241–243
 scaling coefficient 129–131
 scaling law 129–130, 134, 142
 SDT *see* signal development time
 selectivity 12, 19, 25, 32–34, 48–49,
 51–52, 54–55
 sense nodes 151–153, 155–157,
 160–161, 167–169, 172, 184–186,
 188–189, 192–193
 SGT *see* surrounded gate transistor
 shallow trench isolation (STI) 22, 76,
 78, 231
 shmoo plot 207
 signal 5, 20–21, 41–46, 51–52, 55,
 68–70, 96–97, 100, 109–111,
 127–134, 152–153, 157, 166,
 168–169, 184–185, 192–193
 activation 152–153, 155–157
 read-out 6, 8–9
 stored 108
 signal degradation 63, 65
 signal development 100, 160–162, 166,
 168–170, 185–188, 192, 194
 signal development time (SDT) 98,
 169–170, 185, 188–189, 192–193
 signal loss 68–73
 signal margin 89–90, 103
 signal SAP 168, 183, 185
 signal sense margin 104
 signal-to-noise ratio 61, 80, 96, 127,
 129, 158, 179, 231
 signal voltages 161–162
 silicide 119–125
 silicon body 75, 232
 silicon film thickness 40, 42–43, 135,
 137, 141
 silicon surface 13, 40, 44, 48–49, 52,
 69, 171, 235–236
 silicon thickness 35, 40, 42–43, 73, 95,
 103, 108, 110, 112, 119, 121–124,
 128–131, 162, 204, 208
 single cell operation 93, 125, 145, 243
 single-cell operation 127
 SL *see* source line
 source line (SL) 21, 23–24, 33, 46,
 50–51, 62, 93–95, 108, 117–119,
 150, 163, 165, 236–237
 source voltage 5, 67, 70, 184
 SRAM *see* static random access memory
 SRAM cell 196, 221, 230
 stabilizing capacitor 76–78
 stacked capacitor cell 7, 127
 standard CMOS process 103, 107, 177,
 179
 standard deviation 78–81, 84, 86,
 89–90, 100–101, 105, 114, 138,
 140–142, 158, 160–161, 169,
 186–188, 192–193, 211–212,
 214–218
 state-of-the-art cell array 97
 state-of-the-art FBC 53, 180, 205, 213,
 216, 219
 static random access memory (SRAM)
 1–2, 77, 149, 179, 220, 227
 STI *see* shallow trench isolation
 surrounded gate transistor (SGT) 57,
 180, 227, 229
- TCAD device simulations 43, 132, 135,
 138, 181–182, 186, 192
 TCAD Monte Carlo simulation results
 139, 142, 218–219
 TCAD process simulations 132, 134,
 180–181
 TCAD simulation results 24, 73–76,
 100, 171–172, 220
 TCAD simulations 27, 37–39, 99–100,

- 142, 172, 205, 207
- TEM *see* transmission electron microscopy
- temperature dependence 30–31, 36
- temperature variation 31
- threshold voltage difference 21, 26, 31, 38, 55, 61–62, 69, 72, 77, 80, 96–97, 110, 127, 130, 132, 181
- threshold voltage distributions 80, 104–105, 186
- dummy cell's 80
- threshold voltage fluctuation 46, 138–139
- threshold voltage tendency, intrinsic 31
- threshold voltage variations 46, 129, 140–142
- intrinsic 31, 138
- threshold voltages 3, 11, 20–21, 30–31, 38–40, 43–44, 51, 61, 67, 86–87, 96–97, 133–134, 136–137, 140–142, 186–190, 204–205
- threshold voltages of MOSFETs 77, 186
- thyristor 230–232, 236–238, 248
- transfer gates 152–153, 155–157, 167
- transistor cell 59, 144, 222, 231, 233, 236, 240
- fin 235
- independent double gate fin 236
- vertical 236
- wide-gap source/drain 234
- transistors 8, 11, 19, 48, 57, 60, 160, 176, 187, 222–223, 227–228, 232, 236
- double gate 197, 231, 233
- transmission electron microscopy (TEM) 103, 162–163
- trenched body 229, 246
- twin cell scheme 148–151, 153–155, 164, 166, 175, 179–181, 187–188
- two-dimensional cell array 3, 22
- unselected cells 25, 33–34, 51, 57, 76
- unstable stationary point 203, 210, 219
- vertical thyristor cell 230, 236–237
- voltage difference 4, 96, 98, 128–129, 153, 162
- voltages 3–4, 23–24, 33–39, 43–44, 51–52, 68, 70, 84–85, 116, 137, 150–152, 161, 184–185, 188, 193, 219–220
- amplitude of 198–199
- cell threshold 80, 86–87
- distributed cell threshold 160
- intrinsic threshold 31, 134, 137, 140–141
- operating 35, 128–131, 133, 136–137, 188
- reference 5, 98, 161–162
- WLs *see* word lines
- WLs, dummy 155–156
- word lines (WLs) 3, 10, 22, 54, 151–152, 155–156, 167, 183, 190, 200, 207, 220