

Index

- actuators 46, 108, 330
- address event representation (AER) 320, 322
- adiabatic architectures 163, 185, 196
- adiabatic logic 141–143, 156, 161, 168, 178, 181, 194, 195
- adiabatic principle 141, 151, 153, 155, 157, 159, 161–163, 165, 167, 169, 196
- AER *see* address event representation
- ALD *see* atomic layer deposition
- arrays 33, 132, 133, 223, 279, 287–289, 311, 314, 368, 375, 377
 - crossbar synapse 289
 - dense synaptic 290
 - field-programmable gate 282, 315
 - nanometer-level 284
 - systolic 390
- Arrhenius law 275
- artificial neural network 285
- atomic layer deposition (ALD) 41, 119, 120, 311
- band-to-band tunneling (BTBT) 11, 35, 36, 75, 79, 82, 88, 91
- bias direction 83, 84, 86, 344, 349, 353
- bias field 353, 354, 357, 359, 362
- Bohr magneton 213
- Boltzmann constant 104, 145, 264
- Boolean function 146, 171
- Boolean logic 280, 329, 339
- BTBT *see* band-to-band tunneling
- bulk conduction 13, 14, 16, 17
- bulk mobility 11–15, 42
- capacitance 10, 19, 27, 105, 128, 141, 142, 151, 152, 154, 155, 157, 161, 162, 175, 189, 191, 194, 245
 - depletion region 104
 - gate charge 157
 - gate-to-channel 104
 - oxide 172, 181
 - parallel-plate 115
 - parasitic 128, 251, 283
 - planar gate-channel 203
 - variable 155, 193, 195
- capacitor 110, 143–145, 152, 153, 156–158, 162, 163, 184, 260, 309
 - air-gap 119
 - parallel-plate 113, 119
 - variable 154, 194
- carrier mobility 12, 13, 15, 18, 27, 38, 39, 43, 75, 175
- carriers 12, 15, 23, 29, 39, 201, 204–208, 211, 216, 241
- chemical vapor deposition 24, 119, 238

- circuit 20, 74, 145, 153, 157, 188, 194, 220, 280, 281, 283, 291, 319, 320
- driver 314
- dual-port reflectometry 220
- energy-efficient neuromorphic 309
- mechanical relay 127
- multifunctional 276
- reconfigurable 280
- relay-based 127
- resonant 190, 191
- transistor 44
- clock field 336, 337, 341, 344, 346, 350, 351, 353, 354, 357–359, 362, 364
- clocking scheme 341, 342, 365
- CMOS *see* complementary metal-oxide semiconductor
- CMOS technology 76, 141, 146, 167, 171, 182, 184, 191, 196, 219
- CNN *see* convolutional neural network
- complementary metal-oxide semiconductor (CMOS) 18, 19, 74, 103–105, 141, 142, 149, 151, 161, 180, 185, 202, 232, 309, 330, 332, 340
- complementary resistive switches 279
- conductance 93, 286, 313, 314, 319
- conduction band 211, 236
- conduction path 145, 165, 167, 168, 178, 187
- conductive metal oxide 268
- contact resistance 22, 43, 77, 78, 87, 92, 93, 108, 125, 135, 157, 186, 193
- contact 6, 21, 22, 43, 44, 107, 111, 116, 117, 124, 129–133, 183, 185, 196, 209, 312
- electrical 109, 184
- high-resistance Schottky 22
- metallic 125
- microscale 117
- physical 106
- quantum point 219, 238
- convolutional neural network (CNN) 306, 316, 317
- Coulomb blockade sequence 216
- Coulomb scattering 11–13, 18, 42
- coupling 20, 333, 360, 366–368, 370, 379, 383
 - capacitive 248, 251
 - dipolar 336
 - interlayer 370
 - lateral 368, 369
 - nearest-neighbor magnetostatic 335
 - piezoelectric electron-phonon 235
 - short-range 342
 - valley-orbit 212
- coupling energy 360–361, 372, 374, 375, 387, 389
- coupling scheme 366–369, 371, 385, 387, 389, 390
- dangling bonds 38
- data propagation 335, 336, 339, 341, 347
- deep neural networks 286
- defects 81, 88, 186, 208, 211, 381
- crystal 78
 - electron-trapping 240
- devices 4–6, 8–12, 19–21, 24–25, 30–38, 41–42, 45–48, 87–88, 182–184, 259–266, 268, 269, 271–275, 277–280, 285–287, 332, 333
- binary 313
- charge-based 340
- compact monolithic 46
- digital 309
- electronic 204
- encapsulated 210

- field-effect 4
- long-channel 15
- low-thermal-budget 41
- magnetoelectronic 366
- nanowire 17, 29
- portable 315
- silicon field-effect 202
- silicon nanowire sensor 46
- DIBL *see* drain-induced barrier lowering
- dipole coupling 333, 334, 336, 338, 366, 369, 371, 372, 381, 385, 387
- dissipation 142, 143, 145–147, 149–151, 157, 163, 165, 167, 168, 174, 176, 178, 182
- adiabatic 157, 171
- clock-power 341
- static 146
- thermal 143, 148, 158, 165
- doping 9, 12, 15, 20, 22, 44, 45, 47, 87, 88, 92
- compensation 79, 89
- impurity 241
- insulator 276
- oxygen 45
- pulse 92, 93
- source-drain 211
- doping concentration 7, 8, 11–13, 15–18, 21, 22, 25, 29, 38–39, 42, 43, 47
- dot product engine 282
- double quantum dot (DQD) 234–235, 242–244
- DQD *see* double quantum dot
- DQD device 238, 239, 243, 244
- drain 4–11, 14, 15, 17–20, 22–25, 31, 33, 34, 38, 39, 44, 45, 47, 48, 111, 113, 169, 205, 207, 214–217
- drain electrode 30, 111, 130, 242
- drain-induced barrier lowering (DIBL) 5, 9, 10, 16, 29, 33, 39, 41, 43, 85, 96, 149, 150, 179
- drain junctions 34, 40
- drain voltage 5, 8, 11, 16, 29, 202
- EBL *see* electron beam lithography
- EC *see* exchange coupling
- ECRL *see* efficient charge recovery logic
- EDSR *see* electric dipole spin resonance
- efficient charge recovery logic (ECRL) 169, 172
- electric dipole spin resonance (EDSR) 206, 207, 213, 218, 219
- electric field 11, 13, 22, 23, 43, 109, 184, 201, 211–213, 238, 260, 264, 266, 269, 271
- electron beam lithography (EBL) 234, 238, 240, 252, 375
- electron spin 203, 207, 208, 211, 212, 232, 234, 235
- electron spin qubit 211, 212, 218, 235, 237
- electron spin resonance (ESR) 206–207, 213, 217, 218, 234, 235
- electrostatic force 110, 125, 128, 183
- energy barrier 268, 271, 333, 334, 336, 346, 389
- energy landscape 334, 344, 345, 369, 371, 372, 387, 388
- ESR *see* electron spin resonance
- etching 119, 120, 240, 375, 376, 378, 379
- exchange bias 329, 342, 347, 353, 359, 363, 365
- exchange coupling (EC) 143, 205, 329, 335, 342, 365–367, 369, 371–373, 375, 377, 379, 381–387
- exchange energy 205, 370, 373, 387, 388

- exchange interaction 203, 234, 235, 366, 369, 370, 389, 390
 - nearest-neighbor 221
- false positive rates (FPRs) 321, 323–324
- FCNN *see* fully connected neural network
- FDSOI *see* fully depleted silicon-on-insulator
- Fermi energy 207, 214–216, 242
- FET *see* field-effect transistor
- Fick diffusion 267
- field asymmetry 342, 351, 353, 354
- field-effect transistor (FET) 14, 22, 28, 35, 36, 43, 76, 182, 190, 202, 203
- field-programmable analog arrays 283
- field-programmable gate arrays (FPGAs) 282, 305, 315
- finite drain-source voltage 205
- forming gas annealing 241
- forming process 263, 264, 268, 276
- FPGAs *see* field-programmable gate arrays
- FPRs *see* false positive rates
- fully connected neural network (FCNN) 306–307, 309, 310, 317, 320, 323
- fully depleted silicon-on-insulator (FDSOI) 142, 208
- gate 9–10, 18, 19, 33–35, 109, 113–116, 151, 152, 162–164, 167–170, 177, 178, 192, 205–206, 208–211, 214–217, 219, 220, 358
 - bistable-based 189
 - circuit 189
 - classic 168
 - combinational 146
 - command 178
 - digital 181
 - electrostatic 203
 - quasi-adiabatic 166
 - qubit 203
 - transistor-based 187
 - transmission 172
 - two-qubit 223
- gate architecture 151, 185, 186, 188
- gate bias 23–25, 28, 80
- gate capacitance 18–20, 29, 190, 220
 - geometrical 219
 - intrinsic 19
- gate dielectric 22, 40, 44
- gate electrode 5, 30, 44, 116, 118–119, 220
- gate insulator 4, 238, 240
- gate oxide 22–24, 30, 31, 33, 40, 41, 45, 175
- gate stack 18, 30–32, 37, 209, 211
- gate voltage 4, 6, 8–9, 11–13, 15–18, 24, 25, 29, 36, 39, 43, 86, 107, 202, 205, 211
- gate voltage overdrive 13, 14, 36, 37
- Gaussian distribution 334
- giant magnetoresistance 368
- ground states 204, 205, 212, 216, 367, 369, 373, 374, 379–382, 384–386, 388
 - antiferromagnetic 367
 - stable 333, 370
- Hahn echo experiment 218
- Hamilton's function 158
- Hebb's learning rule 287
- heterojunction 73, 76, 78, 79, 87, 88, 91, 94

- high-bandwidth charge detector 219
- high resistance state (HRS) 262, 268, 273, 276, 278–282, 312–314, 318
- hot-carrier injection 22
- HRS *see* high resistance state
- hysteresis loop 333, 334, 375, 377
- hysteresis voltage 106, 115, 123, 124

- IC *see* integrated circuit
- input 129, 133, 162–164, 167, 168, 171, 173, 186, 187, 307, 310, 316, 335–337, 339, 343, 385–386, 389
- input data 306, 309, 317, 322, 323
 - noisy 321, 324
- input image 307, 316
- input neuron 318, 319, 321
- inputs
 - bistable 385
 - inverting 283
 - postsynaptic 290
- input signal 160, 162, 163, 310
- input stimulation 318
- input string 132
- input switch 164
- input voltage 158, 164, 173, 194, 283
- integrated circuit (IC) 73–75, 93, 103–104, 183
- interactions 12, 23, 330, 336, 366, 369, 370
 - carrier's wave function 143
 - coulombic 331
 - dipole 368, 387
 - hyperfine 234
 - intercell 331
 - short-range 369
- interface 12, 18, 24, 28, 37, 86, 96, 208, 236, 241, 263, 268, 270, 274

- internet-of-things (IoT) 73, 306, 308
- inversion channel 12, 13, 25, 39
- inversion-mode FET 15, 18, 20, 23
- ion implantation 30, 92, 210, 238, 241
- IoT *see* internet-of-things

- JNT *see* junctionless nanowire transistor
- Joule's law 143, 153
- junctionless architecture 33, 35, 41–43, 48
- junctionless bipolar amplification 25
- junctionless device 13, 36, 37, 43
- junctionless FET 20, 21, 30
- junctionless nanowire transistor (JNT) 15, 16, 20, 23, 28, 37, 39, 42, 45, 47, 48
- junction resistance 77–79

- Kirchhoff's current law 286
- Kramer's doublet 212

- Landauer's principle 168
- lattice mismatch 78, 81–82, 96
- leakage 10, 33, 38, 75, 104, 142, 143, 145–147
 - gate-induced drain 11
 - gate-to-body 110
 - nonzero 106
 - parasitic 91
 - sneak 132
 - transient 207
 - zero 106, 195
- lithography 80, 121, 209, 210, 374, 375
- logic 127, 168, 185, 189, 281, 332
 - capacitance-based 195

- digital 103, 104
- dual-rail 170
- efficient charge recovery 169
- electronic 183, 184
- integrated 196
- memristor-based 280
- reconfigurable 280
- reversible 167, 168
- synchronous 147
- logic device 330, 366
- logic function 127, 182, 281, 282, 366
- logic gate 105, 125, 127, 146, 161–163, 191, 231, 232, 280, 341, 356
- logic operation 145, 194, 277, 280, 335, 336, 340, 365
- long-term potentiation (LTP) 287, 314, 322
- look-up table (LUT) 132, 133
- low-pressure chemical vapor deposition (LPCVD) 24, 119, 120, 238, 240
- low resistance state (LRS) 262, 268, 275, 276, 278–282, 312–314, 318
- LPCVD *see* low-pressure chemical vapor deposition
- LRS *see* low resistance state
- LTP *see* long-term potentiation
- LUT *see* look-up table

- machine learning algorithms 305, 306, 308, 310
- Magnéli phase 268
- magnetic dipole 331, 333, 341
- magnetic dot 332
- magnetic field 107, 108, 205, 211, 216, 234, 261, 339, 371, 377, 379, 381
- magnetic force microscope (MFM) 339, 375, 379, 381
- magnetization 107, 204, 329, 331, 333, 334, 345, 360, 368, 371–373, 379, 380, 383–386, 388
- magnetoresistive random access memory (MRAM) 211, 368
- magnet 335–350, 353–357, 359, 360, 362, 364–366, 369, 371–374, 377, 379, 381, 385, 387, 389
- bistable 332
- concave-shaped 338
- exchange-coupled 366
- shape-engineered 338, 342
- single-crystal 338
- majority gate 335, 336, 339, 357–359, 365, 385, 386
- MBE *see* molecular beam epitaxy
- mechanical delay 116, 123, 127
- mechanical stress 109
- mechanical switch 75, 113
- memory 182, 259, 261, 278, 280, 284, 287, 291, 306, 309, 317, 318
- low-bit-cost 40
- multilevel 313
- multilevel phase-change 320
- nonvolatile 130, 274
- nonvolatile NAND 32
- nonvolatile NEM 133
- real-time associative 289
- memristors 259–261, 263, 271, 273, 275–280, 282–286, 288–291
- binary 285
- diffusive 288, 289
- filament-based 274, 275
- nonlinear 279
- nonpolar 262
- self-rectified 279
- thermochemical 274
- valence-change-type 273
- metal-organic vapor phase epitaxy (MOVPE) 76, 79, 81, 89

- metal-oxide-semiconductor
 - field-effect transistor (MOSFET) 4, 6, 20, 28, 43, 74, 94, 104–106, 125, 135, 142, 147, 154, 280
- metal-oxide semiconductor
 - single-electron transistor (MOS-SET) 202–203, 212
- MFM *see* magnetic force microscope
- micromagnetic simulations 353, 360, 362, 368, 371, 378, 385
- Miller capacitance 19, 20, 34
- mobility 11–14, 37, 39, 41, 49, 172, 181
 - cation 264
 - dopant 261
 - field-effect 45
 - inversion 13, 14
 - reduced 18
- model 18, 25, 27–29, 123, 148, 246, 318
 - carrier number fluctuation 23, 24
 - coupled variable-resistor 260
 - micromagnetic 334
 - object recognition 308
 - random circuit breaker network 266
 - triode mode transistor 172
 - universal mobility 11
- molecular beam epitaxy (MBE) 79, 89
- Moore's law 261, 330
- MOSFET *see* metal-oxide-semiconductor field-effect transistor
- MOS-SET *see* metal-oxide semiconductor single-electron transistor
- MOVPE *see* metal-organic vapor phase epitaxy
- MRAM *see* magnetoresistive random access memory
- nanoelectrical mechanical systems (NEMS) 141, 182, 183, 185, 187, 189, 191, 193
- nanomagnet 329, 331, 333–334, 336, 338–340, 342, 348, 366, 368–377, 379–381, 383–390
- nanomagnet logic (NML) 329, 330, 332, 333, 335–337, 339–344, 360, 362, 365, 389, 390
- nanorelay 154, 188, 196
- nanowires 6, 8, 13, 23, 24, 30, 36, 37, 39, 42, 45, 46, 182, 210, 211, 223, 282
 - doped 24
 - germanium 37
- nanowire sensors 46–47
- NBTI *see* negative bias temperature instability
- negative bias temperature instability (NBTI) 22, 23
- neighboring magnets 344, 346–350, 353, 354, 359, 361, 362, 364
- NEMS *see* nanoelectrical mechanical systems
- NEM switches 106, 107, 128, 130–132, 136
 - actuated 135
 - actuated cantilever 111
 - electrothermal 110
 - piezoelectric 109
- Neumann architecture 284, 309
- Neumann bottleneck 284, 308, 309
- neural network 286, 289, 305–307, 309, 310, 317, 323
- neural networks
 - biological 285, 287
 - connected 307
 - deep 286
 - recurrent 289
- neuromorphic computing 284, 291

- neuromorphic system 288–291, 314
- neurons 284, 286–291, 306, 307, 309, 316–317, 319, 320
 - artificial 291
 - biological 290
 - postsynaptic 288
 - presynaptic 288
- NML *see* nanomagnet logic
- nonadiabatic dissipation 141, 162, 167, 168, 171, 174, 187–189, 192, 196
- nuclear magnetic resonance 232

- Ohm's law 143, 286, 309
- on-chip clock fields 340
- on-chip copper wires 339
- output capacitance 127, 152, 177
- output neuron 307, 310, 316, 318, 319, 321
- output node 127, 164, 171, 174, 186, 187
- output signal 165, 167, 171, 186
- output voltage 124, 147, 152, 164–166, 169, 171, 174–176, 178, 186, 195

- parasitic resistance 252
- Pauli blockade 204–207, 214
- Pauli exclusion principle 204
- Pauli spin blockade 206, 207, 234
- PFAL *see* positive feedback adiabatic logic
- phase change memory 287
- phonon scattering 12, 42
- piezoelectric effect 109, 183
- piezoelectric film 109, 110
- Poisson equation 246
- Poisson-Schrödinger equation 83, 84

- polarization gates 35
- positive bias temperature instability 22
- positive feedback adiabatic logic (PFAL) 172, 174, 177
- power consumption 19, 73–76, 143, 196, 232, 271, 277, 285, 305, 309, 315, 316
- probability 146, 147, 178, 234, 313, 315, 318, 331, 333, 337, 361, 374
- pulse
 - electrical 161
 - narrow-width 287
- pulse doping technique 89–91, 93

- QDs *see* quantum dots
- QPC *see* quantum point contact
- quantum capacitance 37, 219
- quantum computer 203, 204, 213, 232–233
- quantum dots (QDs) 203, 205, 206, 208, 210, 212, 221, 232–235, 238, 240–244, 246, 248, 251, 252, 330–331
- quantum point contact (QPC) 219, 238
- qubits 201, 203, 204, 207, 208, 210–211, 218–221, 223, 231–235, 244, 251, 252

- Rabi frequency 213, 217–219
- Rabi oscillation 206, 217
- random dopant fluctuations (RDFs) 20–21, 30
- random telegraph noise (RTN) 23, 88
- random thermal fields 382
- RDFs *see* random dopant fluctuations
- reactive ion etching (RIE) 119, 121, 238, 240

- regime 191, 207
 - Coulomb blockade 206, 207, 215–217
 - few-electron 231, 233, 236, 244, 250–252
 - high-electric-field 15
 - many-electron 244
 - Pauli blockade regime 207, 215, 216
- relays 103, 113, 115–117, 121–123, 125, 127–129, 142, 182, 184, 186, 187, 189, 193
 - bistable type 188, 192
 - body-biased 121–124, 126
 - micro-electromechanical logic 116
 - pull-down 125
 - pull-up 125
 - thermal 183
- resistances 4, 38, 77, 78, 143, 145, 151, 153, 154, 157, 158, 162, 189, 191, 192, 259, 261, 263, 283
 - cable wave 251
 - differential 251
 - interconnect 175, 191
 - internal 259
 - intrinsic 143
 - microrelay 192
 - resistive device 143
 - transistor conduction 153
- resistive random-access memory (RRAM) 133, 273, 277, 305, 311, 314, 315, 322
- RIE *see* reactive ion etching
- RRAM *see* resistive random-access memory
- RRAM arrays 305, 309, 315, 317, 319, 321, 323
- RRAM cells 310, 311, 314, 317, 318, 321, 323
- RRAM devices 306, 313, 314, 316, 317, 323
- RTN *see* random telegraph noise
- scanning tunneling microscopy 208
- scattering mechanism 11–13
- selective clocking 343–345, 347, 349, 351, 353, 355, 357, 359, 361, 363
- semiconductor 5, 9, 21–23, 42, 44, 78, 146, 203, 235, 273
- SGT *see* surrounding-gate transistor
- short-channel effects 9, 10, 21, 28–29, 74, 75, 80, 148, 150
- short-term potentiation (STP) 288, 323, 324
- short-term synaptic adaptation 306, 318–319, 322, 323
- signals 128, 161–163, 165, 169–171, 173, 186, 189, 196, 210, 220, 221, 289
 - charge sensing 247
 - demodulated-to-baseband 221
 - electrical 170
 - logical 167
 - read-enable 134
 - trapezoidal 170, 191
- signal-to-noise ratio (SNR) 238, 244, 247–252
- simulations 19, 21, 35, 36, 265, 267, 268, 322, 323, 340, 353, 360, 371, 373, 375, 381–385, 387, 389
 - circuit 132
 - molecular dynamics 265
 - numerical 28, 29
 - tight-binding 15
 - transient circuit 29
- SNML *see* synchronous nanomagnet logic
- SNN *see* spiking neural network
- SNR *see* signal-to-noise ratio
- spikes 242, 243, 288, 320, 323
 - asynchronous 287
 - postsynaptic 287, 289
 - propagate 314

- spike timing-dependent plasticity (STDP) 287–289, 306, 310
- spiking neural network (SNN) 287, 310
- spin 204–207, 210, 213, 216, 218, 219, 221, 223, 235, 350, 370
 - canted 350
 - neighboring 369–370
 - nuclear 208, 212, 218, 232, 235
- spin blockade 205, 219
- spin-orbit coupling 205, 212, 213, 223, 235
- spin orientation 207, 211, 213, 216, 219
- spin qubits 203, 208, 210, 212–214, 217, 222–223, 234–235
- SRAM *see* static random-access memory
- SRS *see* surface roughness scattering
- SS *see* subthreshold slope
- static random-access memory (SRAM) 33, 271, 309
- STDP *see* spike timing-dependent plasticity
- STP *see* short-term potentiation
- substrates 4, 34, 76, 80, 81, 83, 221, 233, 235, 236, 252, 374, 375
 - biological 317
 - glass 44
 - paper 44
 - sapphire 42
 - silicon-on-insulator 231
- subthreshold 16, 27–29, 49, 142, 145–148, 175
- subthreshold slope (SS) 5, 16, 29, 33, 35–37, 39, 41–42, 44, 73–76, 79, 85–89, 91, 94, 96, 104
- surface roughness scattering (SRS) 12–14, 36, 49
- surrounding-gate transistor (SGT) 80, 84, 85
- switching devices 91, 264, 266, 274, 279
- switching mechanisms 75, 106, 111, 265, 266, 268, 269, 272
- switching probabilities 313–315
- synapses 284–289, 291, 306, 310, 313–315, 317, 318, 320, 322–323
 - binary 288
 - biological 288, 318
 - cortical 318
 - long-term STDP 320–322
- synaptic weight 285, 287, 309, 318, 319, 323
- synchronous nanomagnet logic (SNML) 342, 344, 349, 351, 359, 362–366
- synchronous operation 353, 354, 356, 358–363, 365
- TAT *see* trap-assisted tunneling
- technologies 10, 74, 97, 128, 136, 141, 142, 145, 146, 149, 181–183, 190, 193, 208, 210, 252, 261
 - current-boosting 76
 - device and circuit 390
 - electromechanical 182
 - field-effect transistor 104
 - magnetic computing 330
 - nanorelay 182, 194
 - nonvolatile memory 319
 - trigate nanowire 211
 - vacuum-tube-based 182
 - zero-leakage 151
- TFET *see* tunnel FET
- TFTs *see* thin-film transistor
- TG *see* top gate
- thermal fluctuations 333–334, 366, 374, 382, 387
 - random 334, 381

- thermal noise 336, 337, 359, 360, 363, 374
 - random 335
- thermal oxidation 238, 240
- thin-film transistors (TFTs) 38, 39
- threshold 7, 16, 18, 25, 29, 145, 151, 164, 166, 168, 169, 171, 173–175, 279, 290
- threshold logic unit 287
- threshold voltage 16, 17, 20, 39, 40, 89, 91, 145–146, 148, 150, 157, 166, 169, 171–174, 176, 185, 191
- TMDs *see* transition metal dichalcogenides
- top gate (TG) 209, 220, 238, 240–241
- top layer 31, 367, 370, 374–376, 378, 379
- transconductance 16, 17, 20, 29, 39, 244
- transistor 4, 5, 7, 8, 10, 11, 16, 17, 20, 21, 35, 37, 38, 40, 43–46, 103–105, 145, 146, 171, 173–177, 191, 282, 283
 - access 131, 132
 - accumulation-mode 11, 20, 25, 49
 - bipolar junction 4
 - CMOS 103, 104, 128, 136, 190, 202
 - coupled-atom 208
 - graphene-based 182
 - inversion-mode 9, 15, 16, 20–22, 24
 - inverter 147
 - junctionless 4–28, 30, 32–46, 48, 49
 - Lilienfeld 4
 - nanoscale 80
 - nanotube-based 182
 - nanowire 29, 46, 47
 - single-electron 202, 203, 219, 238
 - steep-slope 76
- transition metal dichalcogenides (TMDs) 43, 75
- trap-assisted tunneling 78, 87–89, 91
- tunnel FET (TFET) 35, 73, 75–77, 79, 80, 82, 84, 86, 88–89, 91–93, 95–97, 142
- tunnel junction 76–78, 80–83, 86, 88, 89, 94, 96
- unidirectional anisotropy 329, 345–347
- Vernier-shape switch 109
- vibrating sample magnetometer (VSM) 375, 377
- VSM *see* vibrating sample magnetometer
- Zeeman energy 214, 346
- Zeeman splitting 207
- Zener tunneling 75

“What could be the work horse for driving low-power high-performance nanosystems in the emerging post-Moore era? The definitive and authoritative answer is illuminated in this timely and well-articulated tome.”

Prof. Leon Chua
University of California at Berkeley, USA

“Electronics has come a long way since the invention of the silicon integrated circuit, and this success has created an insatiable appetite for more and more computation at the same or less power. Standard CMOS is being pushed to its limits, and new ideas are needed. Simon Deleonibus has enlisted leading experts from across the world to review the current state of a wide variety of novel device, circuit, and architectural research. This book provides an introduction that discusses the opportunities as well as the challenges for these new possibilities. For an understanding of what’s happening at the frontiers of electronics research, you won’t find a better source than Emerging Devices for Low-Power and High-Performance Nanosystems: Physics, Novel Functions, and Data Processing.”

Prof. Mark Lundstrom
Purdue University, USA

“We are now at the threshold of the Integrated Nanosystem Era, a historical turning point of electronics. This is an excellent book that quickly but firmly provides us an overview of emerging devices and related technologies.”

Prof. Michiharu Tabe
Shizuoka University, Japan

The history of information and communications technologies (ICT) has been paved by both evolutive paths and challenging alternatives, so-called emerging devices and architectures. Their introduction poses the issues of state variable definition, information processing, and process integration in 2D, above IC, and in 3D. This book reviews the capabilities of integrated nanosystems to match low power and high performance either by hybrid and heterogeneous CMOS in 2D/3D or by emerging devices for alternative sensing, actuating, data storage, and processing. The choice of future ICTs will need to take into account not only their energy efficiency but also their sustainability in the global ecosystem.

This book, the third volume of the Pan Stanford Series on Intelligent Nanosystems, features nine chapters divided in two parts reporting on junctionless transistors, III–V/Si heterostructure-based tunnel field-effect transistors, NEMS switches for logic and memory, NEMS switches for ultra-low-power adiabatic architecture design, single-spin quantum bit manipulation in pMOSFET or electron-based coupled quantum dots both on silicon, metal/insulator/metal, and metal/phase change material/metal-based memristors’ potential to dual-store or process data, bio-inspired neuromorphic 1 transistor–1 resistor circuit architectures, and nanomagnetic logic architectures based on multilayered nanomagnets exchanging bias vertically and horizontally.



Simon Deleonibus retired from CEA-LETI on January 1, 2016, as chief scientist after 30 years of research on the architecture of micro- and nanoelectronic devices. Before joining CEA-LETI, he was with Thomson Semiconductors (1981–1986), where he developed and transferred to production advanced microelectronic devices and products. He obtained his PhD in applied physics from Paris University (1982). A recipient of several awards and honors, he is a visiting professor at Tokyo Institute of Technology (Tokyo, Japan) since 2014, National Chiao Tung University (Hsinchu, Taiwan) since 2015, and Chinese Academy of Science (Beijing, PRC) since 2016.